论文信息 - Statistical Spectra and Distortion Analysis of Time-Interleaved Sampling Bandwidth Mismatch

Statistical Spectra and Distortion Analysis of Time-Interleaved Sampling Bandwidth Mismatch

Time interleaving is one of the most efficient techniques employed in the design of high-speed sampled-data systems. However, the mismatches appearing among different channels will create distortion tones that will degrade the system performance. This paper presents a detailed analysis of the effect of sampling bandwidth mismatches in the statistical behavior of time-interleaved sampling systems. Closed-form and handy signal-to-noise distortion ratio formulas will also be derived which allow quick evaluation of the system performance, and the MATLAB simulations are provided in order to verify the effectiveness of those formulas. Finally, the corresponding design procedure extracted from the formulas will be further addressed through a design example.

Rui Paulo Martins | Sai-Weng Sin | U Seng-Pan | U. Fat Chio

[1] Haruo Kobayashi,et al. Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[2] Shoji Kawahito,et al. Simultaneous Compensation of RC Mismatch and Clock Skew in Time-Interleaved S/H Circuits , 2006, IEICE Trans. Electron..

[3] Stephen H. Lewis,et al. Bandwidth Mismatch and Its Correction in Time-Interleaved Analog-to-Digital Converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4] Y.-C. Jenq,et al. Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers , 1988 .

[5] Yih-Chyun Jenq. Direct digital synthesizer with jittered clock , 1997 .

[6] Rui Paulo Martins,et al. Exact spectra analysis of sampled signals with jitter-induced nonuniformly holding effects , 2004, IEEE Transactions on Instrumentation and Measurement.

[7] Yih-Chyun Jenq,et al. Digital-to-analog (D/A) converters with nonuniformly sampled signals , 1996 .

[8] M. Waltari,et al. A 10-bit 200 MS/s CMOS parallel pipeline A/D converter , 2001, Proceedings of the 26th European Solid-State Circuits Conference.

[9] D. Draxelmayr,et al. Compensation of timing mismatches in time-interleaved analog-to-digital converters through transfer characteristics tuning , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..