A Testbench for Validation of DST Fault-Tolerant Architectures on PowerPC G4 COTS Microprocessors