A New Parallelizing Algorithm and Cell-based Hardware Architecture for High-speed Generation of Digital Hologram

This paper proposes a new equation to calculate computer-generated hologram (CGH) in a high speed and its cell-based VLSI (veri large scale integrated circuit) architecture. After finding the calculational regularity in the horizontal or vertical direction from the basic CGH equation, we induce the new equation to calculate the horizontal or vertical hologram pixel values in parallel. We also propose the architecture of the CGH cell consisting of a initial parameter calculator and update-phase calculator(s) on the basis of the equation and implement them in hardware. Also we show a hardware architecture to parallelize the calculation in the horizontal direction by extending CGH. In the experiments we analyze the used hardware resources. These analyses makes it possible to select the amount of hardware to the precision of the results. Here, for the CGH kernel and the structure of the processor, we used the platform from our previous works.

[1]  Jian-Wen Dong,et al.  High-speed full analytical holographic computations for true-life scenes. , 2010, Optics express.

[2]  Hiroshi Yoshikawa,et al.  Fast Computation of Fresnel Holograms Employing Difference , 2000, Electronic Imaging.

[3]  Chung J. Kuo,et al.  Three-dimensional Holographic Imaging , 2002 .

[4]  Yasuyuki Ichihashi,et al.  HORN-6 special-purpose clustered computing system for electroholography. , 2009, Optics express.

[5]  Tomoyoshi Ito,et al.  Special-purpose computer HORN-5 for a real-time electroholography. , 2005, Optics express.

[6]  Mark E. Lucente,et al.  Interactive computation of holograms using a look-up table , 1993, J. Electronic Imaging.

[7]  Ridwan Bin Adrian Tanjung,et al.  Fast CGH computation using S-LUT on GPU. , 2009, Optics express.

[8]  Yasuyuki Ichihashi,et al.  Fast calculation of computer-generated-hologram on AMD HD5000 series GPU and OpenCL. , 2010, Optics express.

[9]  T. Motoki,et al.  Present status of three-dimensional television research , 1995, Proc. IEEE.

[10]  P. Hariharan,et al.  Basics of Holography , 1991 .

[11]  Marcus Magnor,et al.  Computer generated holography using parallel commodity graphics hardware. , 2006, Optics express.

[12]  Tomoyoshi Ito,et al.  An efficient computational method suitable for hardware of computer-generated hologram with phase computation by addition , 2001 .

[13]  J. Goodman.  Introduction to Fourier optics , 1969 .

[14]  Takashi Tanaka,et al.  Computer generated holography using a graphics processing unit. , 2006, Optics express.

[15]  Ji-Sang Yoo,et al.  An architecture of a high-speed digital hologram generator based on FPGA , 2010, J. Syst. Archit..