Effective techniques for high-level ATPG

The ASIC design flow is rapidly moving towards higher description levels, and most design activities are now performed at the RT-level. However, test-related activities are lacking behind this trend, mainly since effective fault models and test pattern generation tools are still missing. This paper proposes techniques for implementing a high-level ATPG. The proposed algorithm mixes a code coverage-oriented approach with fault-oriented optimizations. Moreover, it exploits a fault model at the RT-level that enables efficient fault simulation and guarantees good correlation with gate-level fault coverage. Experimental results show that the achieved results are comparable or better than those obtained at the gate level or by similar RT-level approaches.

[1]  Dynamic state traversal for sequential circuit test generation , 2000, TODE.

[2]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[3]  Michael S. Hsiao,et al.  Efficient spectral techniques for sequential ATPG , 2001, DATE '01.

[4]  Kurt Keutzer,et al.  An observability-based code coverage metric for functional simulation , 1996, ICCAD 1996.

[5]  Vishwani D. Agrawal,et al.  Register-transfer level fault modeling and test evaluation techniques for VLSI circuits , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[6]  Giovanni Squillero,et al.  RT-level Fault Simulation Techniques based on Simulation Command Scripts , 2000 .

[7]  Fabrizio Ferrandi,et al.  Functional test generation for behaviorally sequential models , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[8]  Fabrizio Ferrandi,et al.  Symbolic functional vector generation for VHDL specifications , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[9]  F. Fummi,et al.  A VHDL error simulator for functional test generation , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).

[10]  Srinivas Devadas,et al.  Simulation vector generation from HDL descriptions for observability-enhanced statement coverage , 1999, DAC '99.

[11]  Kurt Keutzer,et al.  OCCOM-efficient computation of observability-based code coveragemetrics for functional verification , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Srivaths Ravi,et al.  TAO: regular expression based high-level testability analysis and optimization , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  Giovanni Squillero,et al.  An RT-level fault model with high gate level correlation , 2000, Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786).

[14]  Michael S. Hsiao,et al.  Compaction-based test generation using state and fault information , 2000, Proceedings of the Ninth Asian Test Symposium.

[15]  I.C. Teixeira,et al.  RTL-based functional test generation for high defects coverage in digital SOCs , 2000, Proceedings IEEE European Test Workshop.

[16]  Giovanni Squillero,et al.  High-level observability for effective high-level ATPG , 2000, Proceedings 18th IEEE VLSI Test Symposium.