Request-Grant Scheduling For Congestion Elimination in Multistage Networks
暂无分享,去创建一个
[1] Robert B. Magill,et al. Output-queued switch emulation by fabrics with limited memory , 2003, IEEE J. Sel. Areas Commun..
[2] Tara Javidi,et al. A high-throughput scheduling algorithm for a buffered crossbar switch fabric , 2001, ICC 2001. IEEE International Conference on Communications. Conference Record (Cat. No.01CH37240).
[3] Nick McKeown,et al. The iSLIP scheduling algorithm for input-queued switches , 1999, TNET.
[4] A. K. Choudhury,et al. Dynamic queue length thresholds for shared-memory packet switches , 1998, TNET.
[5] Ilias Iliadis,et al. A New Feedback Congestion Control Policy for Long Propagation Delays , 1995, IEEE J. Sel. Areas Commun..
[6] Eiji Oki,et al. CIXOB-k: combined input-crosspoint-output buffered packet switch , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).
[7] F. M. Chiussi,et al. Low-cost scalable switching solutions for broadband networking: the ATLANTA architecture and chipset , 1997 .
[8] Thomas E. Anderson,et al. High-speed switch scheduling for local-area networks , 1993, TOCS.
[9] Nick McKeown,et al. The throughput of a buffered crossbar switch , 2005, IEEE Communications Letters.
[10] William J. Dally,et al. Flit-reservation flow control , 2000, Proceedings Sixth International Symposium on High-Performance Computer Architecture. HPCA-6 (Cat. No.PR00550).
[11] Nick McKeown,et al. Practical algorithms for performance guarantees in buffered crossbars , 2005, Proceedings IEEE 24th Annual Joint Conference of the IEEE Computer and Communications Societies..
[12] H. Jonathan Chao,et al. Matching algorithms for three-stage bufferless Clos network switches , 2003, IEEE Commun. Mag..
[13] José Duato,et al. A cost-effective technique to reduce HOL blocking in single-stage and multistage switch fabrics , 2004, 12th Euromicro Conference on Parallel, Distributed and Network-Based Processing, 2004. Proceedings..
[14] Cyriel Minkenberg,et al. 10 A Four-Terabit Packet Switch Supporting Long Round-Trip Times , 2003, IEEE Micro.
[15] Gregory F. Pfister,et al. “Hot spot” contention and combining in multistage interconnection networks , 1985, IEEE Transactions on Computers.
[16] H. Jonathan Chao,et al. On the performance of a dual round-robin switch , 2001, Proceedings IEEE INFOCOM 2001. Conference on Computer Communications. Twentieth Annual Joint Conference of the IEEE Computer and Communications Society (Cat. No.01CH37213).
[17] A. Bianco,et al. Performance analysis of storage area network switches , 2005, HPSR. 2005 Workshop on High Performance Switching and Routing, 2005..
[18] Nick McKeown,et al. Analysis of the parallel packet switch architecture , 2003, TNET.
[19] Eiji Oki,et al. Concurrent round-robin-based dispatching schemes for Clos-network switches , 2002, TNET.
[20] Panayotis Antoniadis,et al. FIRM: a class of distributed scheduling algorithms for high-speed ATM switches with multiple input queues , 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064).
[21] Scott Shenker,et al. Analysis and simulation of a fair queueing algorithm , 1989, SIGCOMM 1989.
[22] Mitchell Gusat,et al. Optimizing flow control for buffered switches , 2002, Proceedings. Eleventh International Conference on Computer Communications and Networks.
[23] Cyriel Minkenberg,et al. Shared memory switching + virtual output queuing: A robust and scalable switch , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[24] Charles Clos,et al. A study of non-blocking switching networks , 1953 .
[25] V. Benes. Optimal rearrangeable multistage connecting networks , 1964 .
[26] Ken Christensen,et al. An evolution to crossbar switches with virtual output queuing and buffered cross points , 2003 .
[27] Prashanth Pappu,et al. Work-conserving distributed schedulers for Terabit routers , 2004, SIGCOMM 2004.
[28] Dimitrios N. Serpanos,et al. Two-dimensional round-robin schedulers for packet switches with multiple input queues , 1994, TNET.
[29] Hui Zhang,et al. Implementing distributed packet fair queueing in a scalable switch architecture , 1998, Proceedings. IEEE INFOCOM '98, the Conference on Computer Communications. Seventeenth Annual Joint Conference of the IEEE Computer and Communications Societies. Gateway to the 21st Century (Cat. No.98.
[30] George F. Georgakopoulos. Nash equilibria as a fundamental issue concerning network-switches design , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).
[31] Dennis G. Shea,et al. The SP2 High-Performance Switch , 1995, IBM Syst. J..
[32] Dimitrios N. Serpanos,et al. Credit-flow-controlled ATM for MP interconnection: The ATLAS I single-chip ATM switch , 1998, Proceedings 1998 Fourth International Symposium on High-Performance Computer Architecture.
[33] Achille Pattavina,et al. Performance analysis of ATM Banyan networks with shared queueing—part I: random offered traffic , 1994, TNET.
[34] Prashanth Pappu,et al. Distributed queueing in scalable high performance routers , 2003, IEEE INFOCOM 2003. Twenty-second Annual Joint Conference of the IEEE Computer and Communications Societies (IEEE Cat. No.03CH37428).
[35] Leslie G. Valiant,et al. Universal schemes for parallel communication , 1981, STOC '81.
[36] Qimin Yang,et al. Performances of the Data Vortex switch architecture under nonuniform and bursty traffic , 2002 .
[37] Anthony S. Acampora,et al. The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching , 1987, IEEE J. Sel. Areas Commun..
[38] Denis A. Khotimsky,et al. Stability analysis of a parallel packet switch with bufferless input demultiplexers , 2001, ICC 2001. IEEE International Conference on Communications. Conference Record (Cat. No.01CH37240).
[39] Mounir Hamdi,et al. MCBF: a high-performance scheduling algorithm for buffered crossbar switches , 2003, IEEE Communications Letters.
[40] Abhay Parekh,et al. A generalized processor sharing approach to flow control in integrated services networks: the single-node case , 1993, TNET.
[41] E. L. Hahne,et al. Round-Robin Scheduling for Max-Min Fairness in Data Networks , 1991, IEEE J. Sel. Areas Commun..
[42] José Duato,et al. Dynamic Evolution of Congestion Trees: Analysis and Impact on Switch Architecture , 2005, HiPEAC.
[43] Aristides Efthymiou,et al. Pipelined memory shared buffer for VLSI switches , 1995, SIGCOMM '95.
[44] Kenji Yoshigoe. Rate-based flow-control for the CICQ switch , 2005, The IEEE Conference on Local Computer Networks 30th Anniversary (LCN'05)l.
[45] Mario Gerla,et al. Flow Control: A Comparative Survey , 1980, IEEE Trans. Commun..
[46] Nick McKeown,et al. A Starvation-free Algorithm For Achieving 100% Throughput in an Input- Queued Switch , 1999 .
[47] Anna Charny,et al. On the speedup required for work-conserving crossbar switches , 1999, IEEE J. Sel. Areas Commun..
[48] G. Jack Lipovski,et al. Banyan networks for partitioning multiprocessor systems , 1973, ISCA '73.
[49] George Kornaros,et al. ATLAS I: implementing a single-chip ATM switch with backpressure , 1999, IEEE Micro.
[50] Cja Cyriel Minkenberg,et al. On packet switch design , 2001 .
[51] Manolis Katevenis,et al. Fast switching and fair control of congested flow in broadband networks , 1987, IEEE J. Sel. Areas Commun..
[52] Samuel P. Morgan,et al. Input Versus Output Queueing on a Space-Division Packet Switch , 1987, IEEE Trans. Commun..
[53] Nick McKeown,et al. Scheduling algorithms for input-queued cell switches , 1996 .
[54] Marco Ajmone Marsan,et al. Packet-mode scheduling in input-queued cell-based switches , 2002, TNET.
[55] Eiji Oki,et al. A pipeline-based approach for maximal-sized matching scheduling in input-buffered switches , 2001, IEEE Communications Letters.
[56] F. M. Chiussi,et al. Generalized inverse multiplexing of switched ATM connections , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).
[57] Ioannis Papaefstathiou,et al. Variable packet size buffered crossbar (CICQ) switches , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).
[58] Jonathan Turner,et al. Strong Performance Guarantees for Asynchronous Crossbar Schedulers , 2006, Proceedings IEEE INFOCOM 2006. 25TH IEEE International Conference on Computer Communications.
[59] C. Minkenberg,et al. A combined input and output queued packet switched system based on PRIZMA switch on a chip technology , 2000, IEEE Communications Magazine.
[60] Manolis Katevenis,et al. Benes switching fabrics with O(N)-complexity internal backpressure , 2005, IEEE Communications Magazine.
[61] Cyriel Minkenberg,et al. Reducing memory size in buffered crossbars with large internal flow control latency , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).