A new IEEE 1149.1 boundary scan design for the detection of delay defects

Delay defects on I/O pads, interconnections of a board, or interconnections among embedded cores cannot be tested with the current IEEE 1149.1 boundary scan design. This paper introduces a simple design technique which slightly modifies the TAP controller to test delay defects by postponing the UpdateDR with EXTEST instruction. Furthermore, 2log(N+2) interconnect test patterns are proposed for both static and delay testing.

[1]  Sungju Park,et al.  Complete Diagnosis Patterns for Wiring Interconnects , 1998 .

[2]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .

[3]  Wuudiann Ke.  Backplane interconnect test in a boundary-scan environment , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[4]  Keith Lofstrom.  Early capture for boundary scan timing measurements , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[5]  Wuudiann Ke.  Hybrid pin control using boundary-scan and its applications , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).

[6]  Ulrich Baur,et al.  Delay test of chip I/Os using LSSD boundary scan , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[7]  Lee Whetsel,et al.  An IEEE 1149.1 based test access architecture for ICs with embedded cores , 1997, Proceedings International Test Conference 1997.

[8]  Sungju Park.  A new complete diagnosis patterns for wiring interconnects , 1996, DAC '96.

[9]  Douglas W. Stout,et al.  Boundary-scan design principles for efficient LSSD ASIC testing , 1990 .

[10]  Hyunjin Kim,et al.  At-speed boundary-scan interconnect testing in a board with multiple system clocks , 1999, DATE '99.