A 12.5Gbps Dual Loop CDR with Multi-band VCO and Novel Frequency Band Switch

A novel 12.5Gbps quarter rate CDR is presented in this paper. For lock acquisition depends on the frequency tracking loop (FLL loop) and recovered clock jitter depends on the phase tracking loop (PLL loop) without one impacting the other, the CDR gets both short lock acquisition and low clock jitter. Moreover, a novel frequency band switch (FBS) is proposed, which switches the band of VCO. Meanwhile, the FBS ensures proper switching of dual loops to prevent false locking, without another lock detector, reducing the power consumption. Realized in 55-nm CMOS technology, the CDR consumes 15.2mW with a 1.2V supply.

[1]  Xiaowei Liu,et al.  A 12.5Gbps dual loop quarter rate CDR using lock detecting technique in 55nm CMOS process , 2016, 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[2]  Tai-Cheng Lee,et al.  A 6-Gb/s adaptive-loop-bandwidth clock and data recovery (CDR) circuit , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  H.S. Muthali,et al.  A CMOS 10-gb/s SONET transceiver , 2004, IEEE Journal of Solid-State Circuits.

[4]  H.S. Muthali,et al.  A CMOS 10Gb/s SONET transceiver , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[5]  Yi Zhang,et al.  A 25–28Gb/s PLL-based full-rate reference-less CDR in 0.13μm SiGe BiCMOS , 2017, 2017 2nd IEEE International Conference on Integrated Circuits and Microsystems (ICICM).