A GaAs four-channel digital time switch LSI with a 2.0-Gb/s throughput is developed. This switch consists of 4-bit shift registers, data latches, a counter, a control unit, and I/O buffer gates. The LSI includes 1176 devices (FET's, diodes, and resistors) and its equivalent gate number is 231 gates. Low Power Source Coupled FET Logic (LSCFL) operating in a true/complementary mode is used to ensure high-speed and low-power performance. MESFET's with 0.55-µm gate length are fabricated by the buried p-layer SAINT process, which satisfactorily suppresses short channel effects. Dislocation-free wafers are also used to provide high chip yields of 75 percent. The propagation delay time of the LSCFL basic circuit is 48 ps/gate with 1.4-mW/equivalent gate. The total power dissipation including input and output buffers is 0.64 W. The LSI speed performance is evaluated by measuring toggle frequency of the 1/4 frequency divider. The divider operates typically at 5.1 GHz, maximum 7.5 GHz. The newly developed high-speed digital time switch LSI makes possible time division switching services in TV and high-definition TV transmission systems.
[1]
GaAs MESFET circuit simulation model including negative differential mobility
,
1981
.
[2]
E. Gowen,et al.
GaAs MESFET logic with 4-GHz clock rate
,
1977
.
[3]
Shintaro Miyazawa,et al.
Direct observation of dislocation effects on threshold voltage of a GaAs field‐effect transistor
,
1983
.
[4]
N. Ohta,et al.
High-speed GaAs SCFL monolithic integrated decision circuit for Gbit/s optical repeaters
,
1983
.
[5]
A. F. Podell,et al.
A GaAs MSI word generator operating at 5 Gbits/s data rate
,
1982
.
[6]
K. Yamasaki,et al.
Below 10 ps/gate operation with buried p-layer SAINT FETs
,
1984
.