A 1.2-V CMOS Limiter / RSSI / Demodulator for Low-IF FSK Receiver
暂无分享,去创建一个
[1] Ulrich L. Rohde,et al. Communications Receivers: DSP, Software Radios, and Design , 2000 .
[2] Chorng-Kuang Wang,et al. A 2-V CMOS 455 kHz FM/FSK demodulator using feedforward offset cancellation limiting amplifier , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).
[3] Shen-Iuan Liu,et al. A wide-range delay-locked loop with a fixed latency of one clock cycle , 2002, IEEE J. Solid State Circuits.
[4] Chorng-Kuang Wang,et al. A 2-V 10.7-MHz CMOS limiting amplifier/RSSI , 2000, IEEE Journal of Solid-State Circuits.
[5] John Francis Wilson,et al. A single-chip VHF and UHF receiver for radio paging , 1991 .
[6] Edgar Sanchez-Sinencio,et al. A GFSK demodulator for low-IF Bluetooth receiver , 2003 .
[7] Chan-Hong Park,et al. A low power CMOS Bluetooth transceiver with a digital offset canceling DLL-based GFSK demodulator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[8] Hwa-Seng Yap,et al. A fully-integrated CMOS RFIC for Bluetooth applications , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[9] Gwilym Francis Luff,et al. A Single-chip VHF And UHF Receiver For Radio Paging , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[10] J.C. Leete,et al. A 2.4 GHz CMOS transceiver for Bluetooth , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).