Autonomous refresh of floating body cell (FBC)

Physics of autonomous refresh of FBC is presented. Current input to the floating body by impact ionization and output by charge pumping can balance to make FBC refresh by itself without sense amplifier operation. Thanks to this feature, multiple cells on a BL can be refreshed simultaneously, leading to a drastic reduction of BL charging current compared to the conventional refresh. 600 muA refresh current for 1 G-bit memory is achieved in 32 nm technology node with 4 ms retention time. If gate direct tunneling current is used as output, FBC can realize static RAM without periodical refresh when retaining data.

[1]  Atsushi Sakamoto,et al.  A Floating-Body Cell Fully Compatible With 90-nm CMOS Technology Node for a 128-Mb SOI DRAM and Its Scalability , 2007, IEEE Transactions on Electron Devices.

[2]  S. Okhonin,et al.  A new block refresh concept for SOI floating body memories , 2003, 2003 IEEE International Conference on SOI.

[3]  T. Ohsawa,et al.  Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[4]  Akihiro Nitayama,et al.  Scaling scenario of floating body cell (FBC) suppressing Vth variation due to random dopant fluctuation , 2008, 2008 IEEE International SOI Conference.

[5]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[6]  T. Ohsawa,et al.  Array architecture of floating body cell (FBC) with quasi-shielded open bit line scheme for sub-40nm node , 2008, 2008 IEEE International SOI Conference.

[7]  J. Brugler,et al.  Charge pumping in MOS devices , 1969 .

[8]  Akihiro Nitayama,et al.  FBC's Potential of 6F2 Single Cell Operation in Multi-Gbit Memories Confirmed by a Newly Developed Method for Measuring Signal Sense Margin , 2007, 2007 IEEE International Electron Devices Meeting.