A combined R/sub G//C/sub F/ large-signal extraction methodology to improve CMOS SPICE-parameter precision

This paper presents a simple and efficient parameter extraction methodology, based on time-domain large-signal measurements of two ring oscillators as test structures. This experimentally confirmed technique is a new tool for determining the parasitic gate resistance R/sub G/ and for a fine tuning of the fringing capacitance C/sub F/ of MOS transistors in one step. Thus CMOS switching speed can be predicted more accurately, compared to conventional parameter tuning methodologies and the expenditure of SPICE parameter extractions can be reduced.

[1]  Amitava Chatterjee,et al.  A transistor performance figure-of-merit including the effect of gate resistance and its application to scaling to sub-0.25-/spl mu/m CMOS logic technologies , 1998 .

[2]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[3]  M. Matloubian,et al.  Systematic calibration of AC MOSFET model parameters including non-quasi-static effect , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[4]  M.J. Deen,et al.  An effective gate resistance model for CMOS RF and noise modeling , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[5]  G. Knoblinger,et al.  A new model for thermal channel noise of deep submicron MOSFETs and its application in RF-CMOS design , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).