Scenario-oriented design for single-chip heterogeneous multiprocessors

Single-chip heterogeneous multiprocessors (SCHMs) are arising to meet the computational demands of portable and handheld devices. These computing systems are not fully custom designs traditionally targeted by the design automation community, general-purpose designs traditionally targeted by the computer architecture community, nor pure embedded designs traditionally targeted by the real-time community. An entirely new design philosophy will be needed for this hybrid class of computing. The programming of the device will be drawn from a narrower set of applications with execution that persists in the system over a longer period of time than for general-purpose programming. However, the devices will still be programmable, not only at the level of the individual processing element, but across multiple processing elements and even the entire chip. The design of other programmable single chip computers has enjoyed an era where the design tradeoffs could be captured in simulators such as SimpleScalar and performance could be evaluated to the SPEC benchmarks. Motivated by this, we describe new benchmark-based design strategies for SCHMs which we refer to as scenario-oriented design. We include an example and results

[1]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  JoAnn M. Paul Programmers' views of SoCs , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[3]  Naveed A. Sherwani,et al.  Algorithms for VLSI Physical Design Automation , 1999, Springer US.

[4]  Miodrag Potkonjak,et al.  MediaBench: a tool for evaluating and synthesizing multimedia and communications systems , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[5]  Donald E. Thomas,et al.  Modeling shared resource contention using a hybrid simulation/analytical approach , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[6]  Niv Ahituv,et al.  SPEC as a Performance Evaluation Measure , 1995, Computer.

[7]  Wayne H. Wolf How many system architectures? , 2003, Computer.

[8]  Bran Selic Turning clockwise: using UML in the real-time domain , 1999, CACM.

[9]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[10]  Ganesh Lakshminarayana,et al.  LOTTERYBUS: a new high-performance communication architecture for system-on-chip designs , 2001, DAC '01.

[11]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[12]  Tarek S. Abdelrahman,et al.  A multilevel computing architecture for embedded multimedia applications , 2004, IEEE Micro.

[13]  David Blaauw,et al.  Mobile supercomputers , 2004, Computer.

[14]  Todd M. Austin,et al.  SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.

[15]  Mats Brorsson,et al.  A multiprogrammed workload model for energy and performance estimation of adaptive chip-multiprocessors , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..