Emulating a Complex Instruction Set Computer with a Reduced Instruction Set Computer
暂无分享,去创建一个
[1] Emmanuel Katevenis,et al. Reduced instruction set computer architectures for VLSI , 1984 .
[2] Norman P. Jouppi,et al. Organization and VLSI implementation of MIPS , 1984 .
[3] William A. Wulf. Compilers and Computer Architecture , 1981, Computer.
[4] James R. Goodman,et al. Instruction Cache Replacement Policies and Organizations , 1985, IEEE Transactions on Computers.
[5] M. Hirayama,et al. A GaAs 4Kb SRAM with direct coupled FET logic , 1982, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] George Radin. The 801 Minicomputer , 1983, IBM J. Res. Dev..
[7] JOHN L. HENNESSY,et al. VLSI Processor Architecture , 1984, IEEE Transactions on Computers.
[8] M. Hirayama,et al. A GaAs 4 kbit SRAM with direct coupled FET logic , 1984, IEEE Journal of Solid-State Circuits.
[9] Kai Hwang,et al. Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.
[10] William D. Strecker,et al. Comments on "the case for the reduced instruction set computer," by Patterson and Ditzel , 1980, CARN.
[11] C. Rowen,et al. Performance issues in VLSI processor design , 1983 .
[12] David A. Patterson,et al. Architecture of a VLSI instruction cache for a RISC , 1983, ISCA '83.
[13] Veljko M. Milutinovic,et al. An Introduction to GaAs Microprocessor Architecture for VLSI , 1986, Computer.