Evolutionary multi-level network synthesis in given design style

This paper extends the technique of evolutionary network design. We study an evolutionary network design strategy from the position of design style. A hypothesis under investigation is that the uncertainty of a total search space (the space of all possible network solutions) through evolutionary network design is removed faster if this space is partitioned into subspaces. This idea has been realized through a parallel window-based scanning of these subspaces. Such a window is determined by the parameters of a multi-level network architecture in a given design style. Our approach allows to synthesize networks with more than two hundred quaternary gates. Moreover we show that information theoretical interpretation of the evolutionary process is useful, in particular in partitioning of network space and measuring of fitness function. The experimental data with 6-input quaternary and 11-inputs binary benchmarks demonstrate the efficiency of our program, EvoDesign, and an improvement against the recently obtained results.

[1]  Jordi Madrenas,et al.  Evolvable Systems: From Biology to Hardware , 1996, Lecture Notes in Computer Science.

[2]  Michael J. Flynn,et al.  Logical Network Cost and Entropy , 1973, IEEE Transactions on Computers.

[3]  Adrian Stoica Evolvable hardware: from on-chip circuit synthesis to evolvable space systems , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).

[4]  Marco Tomassini,et al.  Towards Evolvable Hardware , 1996, Lecture Notes in Computer Science.

[5]  Takafumi Aoki,et al.  Evolutionary Design of Arithmetic Circuits (Special Section on Discrete Mathematics and Its Applications) , 1999 .

[6]  Julian F. Miller,et al.  Evolvable Systems: From Biology to Hardware - 9th International Conference, ICES 2010, York, UK, September 6-8, 2010. Proceedings , 2010, ICES.

[7]  Claudio Moraga,et al.  Evolutionary methods in the design of quaternary digital circuits , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[8]  Yahiko Kambayashi,et al.  The Transduction Method-Design of Logic Networks Based on Permissible Functions , 1989, IEEE Trans. Computers.

[9]  Radomir S. Stankovic Functional decision diagrams for multiple-valued functions , 1995, Proceedings 25th International Symposium on Multiple-Valued Logic.