Fabrication of 50 nm high performance strained-SiGe pMOSFETs with selective epitaxial growth
暂无分享,去创建一个
N. Collaert | R. Loo | M. Caymax | P. Verheyen | K. Meyer | R. Delhougne
[1] O. Richard,et al. Defect-Free Si Thinning by In Situ HCI Vapour Etching , 2003 .
[2] T. Skotnicki,et al. Multiple SiGe well: a new channel architecture for improving both NMOS and PMOS performances , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).