Positive feedback CMOS charge-pump circuits for PLL applications

Two new charge-pump topologies for RF applications are presented. Their switching speed is increased by using positive feedback, while the power consumption is reduced with current reuse paths. Simulation results for a 0.35 /spl mu/m AMS CMOS technology parameters, shows the feasibility of both structures for low-voltage high-frequency applications.

[1]  Robert Weigel,et al.  Design of a novel low-power 4th-order 1.7 GHz CMOS frequency synthesizer for DCS-1800 , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[2]  Roubik Gregorian,et al.  Introduction to CMOS OP-AMPs and Comparators , 1999 .

[3]  M. Shoji,et al.  Elimination of process-dependent clock skew in CMOS VLSI , 1986 .

[4]  Etsi Tc-Smg,et al.  European digital cellular telecommunications system (Phase 2); Radio transmission and reception (GSM 05.05) , 1994 .

[5]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[6]  R.C. Chang,et al.  A new low-voltage charge pump circuit for PLL , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[7]  Ramesh Harjani,et al.  Partial Positive Feedback for Gain Enhancement ofLow-Power CMOS , 1995 .

[8]  David K. Lovelace,et al.  Building blocks for digital wireless communications in sub-micron technologies: an overview , 1998, Proceedings of the 1998 Second IEEE International Caracas Conference on Devices, Circuits and Systems. ICCDCS 98. On the 70th Anniversary of the MOSFET and 50th of the BJT. (Cat. No.98TH8350).

[9]  J. F. Parker,et al.  A 1.6-GHz CMOS PLL with on-chip loop filter , 1998, IEEE J. Solid State Circuits.

[10]  Ramesh Harjani,et al.  Partial positive feedback for gain enhancement of low-power CMOS otas , 1995 .