Charge recycling differential logic (CRDL) for low power application
暂无分享,去创建一个
[1] Christer Svensson,et al. High-speed CMOS circuit technique , 1989 .
[2] Lynn Conway,et al. Introduction to VLSI systems , 1978 .
[3] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .
[4] C.A.T. Salama,et al. CMOS differential pass-transistor logic design , 1987 .
[5] R. P. Colwell,et al. A 0.6 /spl mu/m BiCMOS processor with dynamic execution , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[6] L. Heller,et al. Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[7] Chung-Yu Wu,et al. Latched CMOS differential logic (LCDL) for complex high-speed VLSI , 1991 .
[8] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[9] N. Ieda,et al. Single transistor MOS RAM using a short-channel MOS transistor , 1978 .
[10] Kwyro Lee,et al. Charge recycling differential logic for low-power application , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[11] Kazuo Yano,et al. A 3.8 ns CMOS 16×16 multiplier using complementary pass transistor logic , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.
[12] Katsuhiro Shimohigashi,et al. Low-voltage ULSI design , 1993 .
[13] Trevor York,et al. Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .
[14] Burton M. Leary,et al. A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[15] N. F. Goncalves,et al. NORA: a racefree dynamic CMOS technique for pipelined logic structures , 1983 .
[16] C. M. Lee,et al. High-speed compact circuits with CMOS , 1982 .