A Pipeline Replica Bitline Technique for Suppressing Timing Variation of SRAM Sense Amplifiers in a 28-nm CMOS Process

With advances in semiconductor technology, the threshold voltage variation has worsened, which has a great impact on the speed and stability of static random access memory (SRAM). This paper proposes a pipeline replica bitline (RBL) delay technique designed to reduce the timing variation of SRAM sense amplifiers. This design takes full advantage of all cells in the RBL as replica cells (RCs). A tunable pipeline structure is applied to control the discharge of groups of RCs. The structure is designed based on theoretical analysis and fabricated using an SMIC 28-nm CMOS process. The measurement results show that the delay variation can be reduced by approximately 43% and 32% compared with the conventional RBL and multistage RBL, respectively. Furthermore, with slight tuning of the normal 28-nm foundry process, four wafers were obtained under extreme conditions to comprehensively test the proposed technique. The results show that the proposed technique is more stable than other techniques in any extreme condition.

[1]  Hashimoto Kenji,et al.  A 7ns-Access-Time 25μW/MHz 128kb SRAM for Low-Power Fast Wake-Up MCU in 65nm CMOS with 27fA/b Retention Current , 2014 .

[2]  Bharadwaj Amrutur,et al.  A replica technique for wordline and sense control in low-power SRAM's , 1998, IEEE J. Solid State Circuits.

[3]  Joy Alinda R. Madamba,et al.  Comparison of Replica Bitline Technique and Chain Delay Technique as Read Timing Control for Low-Power Asynchronous SRAM , 2011, 2011 Fifth Asia Modelling Symposium.

[4]  Zheng Guo,et al.  Technology Variability From a Design Perspective , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Meng-Fan Chang,et al.  Compact Measurement Schemes for Bit-Line Swing, Sense Amplifier Offset Voltage, and Word-Line Pulse Width to Characterize Sensing Tolerance Margin in a 40 nm Fully Functional Embedded SRAM , 2012, IEEE Journal of Solid-State Circuits.

[6]  Kaushik Roy,et al.  A Priority-Based 6T/8T Hybrid SRAM Architecture for Aggressive Voltage Scaling in Video Applications , 2011, IEEE Transactions on Circuits and Systems for Video Technology.

[7]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[8]  Kenichi Osada,et al.  A 40-nm low-power SRAM with multi-stage replica-bitline technique for reducing timing variation , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[9]  Meng-Fan Chang,et al.  A Sub-0.3 V Area-Efficient L-Shaped 7T SRAM With Read Bitline Swing Expansion Schemes Based on Boosted Read-Bitline, Asymmetric-V$_{\rm TH}$ Read-Port, and Offset Cell VDD Biasing Techniques , 2013, IEEE Journal of Solid-State Circuits.

[10]  Atsushi Kawasumi,et al.  A digitized replica bitline delay technique for random-variation-tolerant timing generation of SRAM sense amplifiers , 2010 .

[11]  Meng-Fan Chang,et al.  17.3 A 28nm 256kb 6T-SRAM with 280mV improvement in VMIN using a dual-split-control assist scheme , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[12]  Wenjuan Lu,et al.  A novel cascade control replica-bitline delay technique for reducing timing process-variation of SRAM sense amplifier , 2015, IEICE Electron. Express.

[13]  M. Yabuuchi,et al.  A 45 nm 2-port 8T-SRAM Using Hierarchical Replica Bitline Technique With Immunity From Simultaneous R/W Access Issues , 2008, IEEE Journal of Solid-State Circuits.

[14]  Yi Li,et al.  An area-efficient dual replica-bitline delay technique for process-variation-tolerant low voltage SRAM sense amplifier timing , 2014, IEICE Electron. Express.

[15]  Mohammad Sharifkhani,et al.  An auto-calibrated, dual-mode SRAM macro using a hybrid offset-cancelled sense amplifier , 2014, Microelectron. J..

[16]  Atsushi Kawasumi,et al.  A 47% access time reduction with a worst-case timing-generation scheme utilizing a statistical method for ultra low voltage SRAMs , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[17]  Shi-Yu Huang,et al.  Robust SRAM Design via BIST-Assisted Timing-Tracking (BATT) , 2009, IEEE Journal of Solid-State Circuits.

[18]  Chunyu Peng,et al.  Efficient replica bitline technique for variation-tolerant timing generation scheme of SRAM sense amplifiers , 2015 .

[19]  Meng-Fan Chang,et al.  Wide $V_{\rm DD}$ Embedded Asynchronous SRAM With Dual-Mode Self-Timed Technique for Dynamic Voltage Systems , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Umut Arslan,et al.  Variation-tolerant SRAM sense-amplifier timing using configurable replica bitlines , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[21]  Jianhui Wu,et al.  A Multiple-Stage Parallel Replica-Bitline Delay Addition Technique for Reducing Timing Variation of SRAM Sense Amplifiers , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[22]  Bharadwaj S. Amrutur,et al.  A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[24]  Shoubiao Tan,et al.  Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier , 2015, Frontiers of Information Technology & Electronic Engineering.

[25]  Bharadwaj Amrutur,et al.  Digitally controlled variation tolerant timing generation technique for SRAM sense amplifiers , 2013, Fifth Asia Symposium on Quality Electronic Design (ASQED 2013).

[26]  Wenjuan Lu,et al.  Variation-resilient pipelined timing tracking circuit for SRAM sense amplifier , 2016, IEICE Electron. Express.