Switched-diode structure for multilevel converter with reduced number of power electronic devices

To reduce the number of power electronic devices in multilevel converters, a new switched-diode multilevel converter is proposed in this study. This topology generates a large number of levels with fewer number of insulated gate bipolar transistors (IGBTs), gate driver circuits and power diodes. For recommended multilevel converter, a novel method for determination of dc voltage sources magnitudes is presented. Also, the optimal structures is presented for different aims including less number of IGBTs, gate driver circuits, dc voltage sources and power diodes in order to generating a large number of levels. The proposed structure is compared with other topologies to reflect the merits of the proposed structure. The operation and performance of the proposed topology is verified by experimental and simulation results.

[1]  Alex Q. Huang,et al.  Real-Time Calculation of Switching Angles Minimizing THD for Multilevel Inverters With Step Modulation , 2009, IEEE Transactions on Industrial Electronics.

[2]  Alan J. Watson,et al.  A Complete Harmonic Elimination Approach to DC Link Voltage Balancing for a Cascaded Multilevel Rectifier , 2007, IEEE Transactions on Industrial Electronics.

[3]  Ebrahim Babaei,et al.  A New Multilevel Converter Topology With Reduced Number of Power Electronic Components , 2012, IEEE Transactions on Industrial Electronics.

[4]  Ebrahim Babaei,et al.  Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology , 2007 .

[5]  Y. Lai,et al.  Topology for hybrid multilevel inverter , 2002 .

[6]  Ivo Barbi,et al.  Fundamentals of a new diode clamping multilevel inverter , 2000 .

[7]  Seyed Hossein Hosseini,et al.  Double Flying Capacitor Multicell Converter Based on Modified Phase-Shifted Pulsewidth Modulation , 2010, IEEE Transactions on Power Electronics.

[8]  Saad Mekhilef,et al.  Modeling of Three-Phase Uniform Symmetrical Sampling Digital PWM for Power Converter , 2005, IEEE Transactions on Industrial Electronics.

[9]  Zhong Du,et al.  Control of a multilevel converter using resultant theory , 2003, IEEE Trans. Control. Syst. Technol..

[10]  Ebrahim Babaei,et al.  Symmetric multilevel inverter with reduced components based on non-insulated dc voltage sources , 2012 .

[11]  Mohamad Reza Banaei,et al.  Z-source-based multilevel inverter with reduction of switches , 2012 .

[12]  Saad Mekhilef,et al.  Dual Vector Control Strategy for a Three-Stage Hybrid Cascaded Multilevel Inverter , 2010 .

[13]  Ebrahim Babaei,et al.  New cascaded multilevel inverter topology with minimum number of switches , 2009 .

[14]  Francisco D. Freijedo,et al.  Comparison of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms , 2008, IEEE Transactions on Industrial Electronics.

[15]  Pablo Correa,et al.  Control of a Single-Phase Cascaded H-Bridge Multilevel Inverter for Grid-Connected Photovoltaic Systems , 2009, IEEE Transactions on Industrial Electronics.

[16]  V. Agelidis,et al.  A Five-Level Symmetrically Defined Selective Harmonic Elimination PWM Strategy: Analysis and Experimental Validation , 2008, IEEE Transactions on Power Electronics.

[17]  E. Babaei,et al.  A Cascade Multilevel Converter Topology With Reduced Number of Switches , 2008, IEEE Transactions on Power Electronics.