A new model for device degradation in low-temperature N-channel polycrystalline silicon TFTs under AC stress

Enhanced device degradation of low-temperature n-channel polycrystalline thin-film transistors (poly-silicon TFTs) under exposure to ac stress has been quantitatively analyzed. This analysis showed that degradation of the device characteristics of a single-drain (SD) TFT is greater under ac stress than under dc stress over an equivalent period. It was found that hot holes are strongly related to this greater severity of degradation. Moreover, a lightly doped drain (LDD) TFT is less strongly affected, and the effect is dominated by accumulated drain-avalanche hot-carrier (DAHC) stress. It was also found that differences between the electric field in the respective channel regions are responsible for the different degradation properties of SD and LDD TFTs. It was shown that the severe degradation under ac stress in an SD TFT is caused by increased DAHC stress, to which electrons emitted from the trap states when the TFT is turned off make significant contributions.

[1]  C. Werner,et al.  Hot-electron and hole-emission effects in short n-channel MOSFET's , 1985, IEEE Transactions on Electron Devices.

[2]  Eiji Takeda,et al.  Hot-Carrier Effects in MOS Devices , 1995 .

[3]  G. Kamarinos,et al.  Anomalous turn-on voltage degradation during hot-carrier stress in polycrystalline silicon thin-film transistors , 2001, IEEE Electron Device Letters.

[4]  Enhanced degradation in polycrystalline silicon thin-film transistors under dynamic hot-carrier stress , 2001, IEEE Electron Device Letters.

[5]  M. Ancona,et al.  Determination of interface trap capture cross sections using three-level charge pumping , 1990, IEEE Electron Device Letters.

[6]  L. Colalongo,et al.  Floating body effects in polysilicon thin-film transistors , 1997 .

[7]  Kueing-Long Chen,et al.  The case of AC stress in the hot-carrier effect , 1986, IEEE Transactions on Electron Devices.

[8]  James B. Kuo,et al.  CMOS VLSI engineering: silicon-on-insulator (SOI) , 1998 .

[9]  Yukiharu Uraoka,et al.  Reliability of low temperature poly-silicon TFTs under inverter operation , 2001 .

[10]  E. Takeda,et al.  An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.

[11]  P. J. Scanlon,et al.  Conductivity behavior in polycrystalline semiconductor thin film transistors , 1982 .

[12]  Alessandro Pecora,et al.  Kinetics of interface state generation induced by hot carriers in N-channel polycrystalline silicon thin-film transistors , 1996 .

[13]  Tatsuya Shimoda,et al.  Investigation of Relationship between Hot Carrier Degradation and Kink Effect in Low Temperature Poly-Si TFTs , 1999 .

[14]  Analysis of hot carrier effects in low temperature poly-Si TFTs using device simulator , 2001, ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153).

[15]  Yoshiaki Toyota,et al.  Mechanism of device degradation under AC stress in low-temperature polycrystalline silicon TFTs , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[16]  J. Simmons,et al.  Nonequilibrium Steady-State Statistics and Associated Effects for Insulators and Semiconductors Containing an Arbitrary Distribution of Traps , 1971 .

[17]  G. Groeseneken,et al.  A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[18]  Jean Brini,et al.  Interface state generation during electrical stress in n-channel undoped hydrogenated polysilicon thin-film transistors , 1998 .

[19]  T.-Y. Huang,et al.  Mechanism of device degradation in n- and p-channel polysilicon TFTs by electrical stressing , 1990, IEEE Electron Device Letters.