A Double-Leve1- V th Select Gate Array Architecture for Multilevel NAND Flash Memories