Bus Energy Reduction by Transition Pattern Coding Using a Detailed Deep Submicrometer Bus Model

A data-distribution and bus-structure aware methodology for the design of coding schemes for low-power on-chip and interchip communication is presented. A general class of coding schemes for low power, termed transition pattern coding schemes, is introduced. The energy behavior of the schemes is mathematically analyzed in detail. Two algorithms are proposed for deriving such efficient coding schemes, which are optimized for desired bus structures and data distributions. Bus partitioning is proposed and mathematically analyzed as a way to reduce the complexity of the encoder/decoder.

[1]  Lawrence T. Pileggi.  Coping with RC(L) interconnect design headaches , 1995, ICCAD.

[2]  Luca Benini,et al.  Synthesis of low-overhead interfaces for power-efficient communication over wide buses , 1999, DAC '99.

[3]  Anantha Chandrakasan,et al.  Bus energy minimization by transition pattern coding (TPC) in deep sub-micron technologies , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[4]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[5]  Jorg Henkel,et al.  A/sup 2/BC: adaptive address bus coding for low power deep sub-micron designs , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[6]  Anantha P. Chandrakasan,et al.  Low power bus coding techniques considering inter-wire capacitances , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[7]  Wu Ye,et al.  An alternative architecture for on-chip global interconnect: segmented bus power modeling , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[8]  Cristina Silvano,et al.  Power estimation for architectural exploration of HW/SW communication on system-level buses , 1999, CODES '99.

[9]  Anantha Chandrakasan,et al.  A bus energy model for deep submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[10]  B. A. Farbey,et al.  Structural Models: An Introduction to the Theory of Directed Graphs , 1966 .

[11]  Takayasu Sakurai,et al.  Coupling-driven bus design for low-power application-specific systems , 2001, DAC '01.

[12]  Nikil D. Dutt,et al.  Reducing address bus transition for low power memory mapping , 1996, Proceedings ED&TC European Design and Test Conference.

[13]  Kiyoung Choi,et al.  Reduction of bus transitions with partial bus-invert coding , 1998 .

[14]  Robert G. Gallager,et al.  Discrete Stochastic Processes , 1995 .

[15]  Naresh R. Shanbhag,et al.  A coding framework for low-power address and data busses , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[16]  Benjamin Bishop,et al.  Databus charge recovery: practical considerations , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[17]  Alan N. Willson,et al.  Charge recovery on a databus , 1995, ISLPED '95.

[18]  Hiroyuki Yamauchi,et al.  An Asymptotically Zero Power Charge-Recycling Bus Architecture for Battery-Operated Ultrahigh Data Rate ULSI's(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[19]  T. Sakurai.  Design challenges for 0.1 um and beyond , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[20]  Naresh R. Shanbhag,et al.  Information-theoretic bounds on average signal transition activity [VLSI systems] , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Mircea R. Stan,et al.  Two-dimensional codes for low power , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[22]  Tomás Lang,et al.  Working-zone encoding for reducing the energy in microprocessor address buses , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[23]  A. Chandrakasan,et al.  Transition pattern coding: An approach to reduce energy in interconnect , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[24]  James D. Meindl,et al.  Compact distributed RLC interconnect models-Part II: Coupled line transient expressions and peak crosstalk in multilevel networks , 2000 .

[25]  Mitsuru Hiraki,et al.  Data-Dependent Logic Swing Internal Bus Architecture for Ultra-Low-Power Lsis , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[26]  Charles R. Johnson,et al.  Matrix analysis , 1985, Statistical Inference for Engineers and Data Scientists.

[27]  Mircea R. Stan,et al.  Low-power encodings for global communication in CMOS VLSI , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[28]  Kiyoo Itoh,et al.  Sub-1-V swing internal bus architecture for future low-power ULSIs , 1993 .

[29]  Norman,et al.  Structural Models: An Introduction to the Theory of Directed Graphs. , 1966 .

[30]  Jan M. Rabaey,et al.  Low-energy embedded FPGA structures , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[31]  Hui Zhang,et al.  Low-swing interconnect interface circuits , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[32]  Sujit Dey,et al.  Modeling and minimization of interconnect energy dissipation in nanometer technologies , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[33]  Clayton R. Paul,et al.  Modeling of data bus structures using numerical methods , 1993, 1993 International Symposium on Electromagnetic Compatibility.

[34]  Anantha P. Chandrakasan,et al.  Low-Power CMOS Design , 1997 .

[35]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[36]  W. Rudin.  Principles of mathematical analysis , 1964 .

[37]  Sung-Mo Kang,et al.  Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[38]  Hiroaki Misawa,et al.  Data-dependent logic swing internal bus architecture for ultralow-power lsi's. ieee j. solid-state , 1995 .

[39]  Luca Benini,et al.  Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems , 1997, Proceedings Great Lakes Symposium on VLSI.

[40]  John Lillis,et al.  Interconnect Analysis and Synthesis , 1999 .