Testability Exploration of 3-D RAMs and CAMs

Three-dimensional (3-D) integration is an emerging integrated circuit technology. It offers many advantages over the 2-D integration. However, testing 3-D chips is a very challenging job. The testing of a 3-D chip includes the testing for known good die (KGD) and the testing of stacked 3-D chip. This paper analyzes the test complexities of 3-D random access memories (RAMs) and content addressable memories (CAMs) in the phase of testing of stacked 3-D ICs with functional faults. Analysis results show that the 3-D CAMs and RAMs can be tested with lower test complexity than the 2-D ones. Furthermore, simple design-for-testability (DFT) methods are proposed to reduce the test complexity of 3-D RAMs and CAMs further.

[1]  Fabrizio Lombardi,et al.  Testing SRAM-Based Content Addressable Memories , 2000, IEEE Trans. Computers.

[2]  Jian-Qiang Lu,et al.  3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.

[3]  Yu-Jen Huang,et al.  3-D Content Addressable Memory Architectures , 2009, 2009 IEEE International Workshop on Memory Technology, Design, and Testing.

[4]  Diederik Verkest,et al.  3-D Technology Assessment: Path-Finding the Technology/Design Sweet-Spot , 2009, Proceedings of the IEEE.

[5]  Cheng-Wen Wu,et al.  Testing content-addressable memories using functional fault modelsand march-like algorithms , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Paul D. Franzon,et al.  Application Exploration for 3-D Integrated Circuits: TCAM, FIFO, and FFT Case Studies , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Jin-Fu Li.  Testing Ternary Content Addressable Memories With Comparison Faults Using March-Like Tests , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Jin-Fu Li.  Diagnosing Binary Content Addressable Memories with Comparison and RAM Faults , 2004, IEICE Trans. Inf. Syst..

[9]  Aamir Zia,et al.  Mitigating Memory Wall Effects in High-Clock-Rate and Multicore CMOS 3-D Processor Memory Stacks , 2009, Proceedings of the IEEE.

[10]  Mitsumasa Koyanagi,et al.  High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.

[11]  Eby G. Friedman,et al.  Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits , 2009, Proceedings of the IEEE.

[12]  Tong Zhang,et al.  3-D Data Storage, Power Delivery, and RF/Optical Transceiver—Case Studies of 3-D Integration From System Design Perspectives , 2009, Proceedings of the IEEE.

[13]  Jin-Fu Li,et al.  Testing and Diagnosis Methodologies for Embedded Content Addressable Memories , 2003, J. Electron. Test..

[14]  Fabrizio Lombardi,et al.  VLSI algorithms, architectures, and implementation of a versatile GF(2/sup m/) processor , 2000 .

[15]  Yuan Xie,et al.  Design space exploration for 3D architectures , 2006, JETC.

[16]  Jin-Fu Li,et al.  March-based RAM diagnosis algorithms for stuck-at and coupling faults , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[17]  Cheng-Wen Wu,et al.  RAMSES: a fast memory fault simulator , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).