A Digitally Controlled Shunt Capacitor CMOS Delay Line
暂无分享,去创建一个
[1] Taiichi Otsuji,et al. A 10-ps resolution, process-insensitive timing generator IC , 1989 .
[2] Randy H. Katz,et al. Design of PLL-based clock generation circuits , 1987 .
[3] J. Lundberg,et al. An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .
[4] H. Takahashi,et al. A 1 V DSP for wireless communications , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[5] T. Matsumura,et al. A CMOS four-channel*1K time memory LSI with 1-ns/b resolution , 1992 .
[6] M. Bazes. A novel precision MOS synchronous delay line , 1985, IEEE Journal of Solid-State Circuits.
[7] Timo Rahkonen,et al. The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .
[8] M. G. Johnson,et al. A Variable Delay Line Phase Locked Loop For Cpu-coprocessor Synchronization , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.
[9] R. Roncella,et al. MHITIC: 8-Channels, 1-ns, Multi-Hit Time-to-Digital Converter CMOS Integrated Circuit , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.
[10] Roberto Roncella,et al. A 400 Mbit/s PWM serial transmitter based on a novel digital delay line , 1997 .