The efficient memory-based VLSI array designs for DFT and DCT

Efficient memory-based VLSI arrays and a new design approach for the discrete Fourier transform (DFT) and discrete cosine transform (DCT) are presented. The DFT and DCT are formulated as cyclic convolution forms and mapped into linear arrays which characterize small numbers of I/O channels and low I/O bandwidth. Since the multipliers consume much hardware area, the designs utilize small ROMs and adders to implement the multiplications. Moreover, the ROM size can be reduced effectively by arranging the data in the designs appropriately. The arrays outperform others in the architectural topology (local and regular connection), computing speeds, hardware complexity, the number of I/O channels, and I/O bandwidth. They benefit from the advantages of both systolic array and the memory-based architectures. >

[1]  Ting-Chung Chen,et al.  A 16X16 Discrete Cosine Transform Chip , 1987, Other Conferences.

[2]  Jae S. Lim,et al.  Reduction of blocking effect in image coding , 1983, ICASSP.

[3]  Chein-Wei Jen,et al.  A new systolic array algorithm for discrete Fourier transform , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[4]  K. K. Chau,et al.  VLSI implementation of a 2-D DCT in a compiler , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[5]  F.J. Taylor,et al.  Multiplier policies for digital signal processing , 1990, IEEE ASSP Magazine.

[6]  Francis Jutand,et al.  An optimized VLSI architecture for a multiformat discrete cosine transform , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[7]  Long-Wen Chan,et al.  A new systolic array for discrete Fourier transform , 1988, IEEE Trans. Acoust. Speech Signal Process..

[8]  F. Jutand,et al.  DCT architectures for HDTV , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[9]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[10]  I. Defilippis,et al.  Discrete cosine transform chip for real-time video applications , 1990, IEEE International Symposium on Circuits and Systems.

[11]  Nam Ik Cho,et al.  DCT algorithms for VLSI parallel implementations , 1990, IEEE Trans. Acoust. Speech Signal Process..

[12]  J.B.G. Roberts,et al.  Figures of merit for VLSI implementations of digital signal processing algorithms , 1984 .

[13]  J.C. Carlach,et al.  TCAD: a 27 MHz 8*8 discrete cosine transform chip , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[14]  C.-W. Jen,et al.  The design of a systolic array with tags input , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[15]  C. Rader.  Discrete Fourier transforms when the number of data samples is prime , 1968 .

[16]  U. Totzek,et al.  Two-dimensional discrete cosine transform with linear systolic arrays , 1990 .

[17]  T.C. Chen,et al.  VLSI implementation of a 16*16 DCT , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[18]  T. C. Chen,et al.  A video rate 16*16 discrete cosine transform IC , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[19]  Moon Ho Lee.  On computing 2-D systolic algorithm for discrete cosine transform , 1990 .

[20]  Lars Wanhammar,et al.  A high speed 2-D discrete cosine transform chip , 1987, Integr..

[21]  M. Liou,et al.  A concurrent architecture for VLSI implementation of discrete cosine transform , 1987, IEEE Transactions on Circuits and Systems.

[22]  W. Steenaart,et al.  Efficient one-dimensional systolic array realization of the discrete Fourier transform , 1989 .

[23]  R. J. Beynon,et al.  Computers , 1985, Comput. Appl. Biosci..

[24]  H. T. Kung.  Special-Purpose Devices For Signal And Image Processing: An Opportunity In Very Large Scale Integration (VLSI) , 1980, Optics & Photonics.

[25]  Ting Chen,et al.  VLSI implementation of a 16*16 discrete cosine transform , 1989 .

[26]  Ming-Chang Wu,et al.  A unified systolic array for discrete cosine and sine transforms , 1991, IEEE Trans. Signal Process..

[27]  Thompson.  Fourier Transforms in VLSI , 1983, IEEE Transactions on Computers.

[28]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[29]  T. E. Curtis,et al.  Hardware-based Fourier transforms: algorithms and architectures , 1983 .

[30]  Graham A. Jullien,et al.  A VLSI array for computing the DFT based on RNS , 1986, ICASSP '86. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[31]  Chaitali Chakrabarti,et al.  Systolic Architectures for the Computation of the Discrete Hartley and the Discrete Cosine Transforms Based on Prime Factor Decomposition , 1990, IEEE Trans. Computers.