Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization
暂无分享,去创建一个
[1] Sachin S. Sapatnekar,et al. RC Interconnect Optimization under the Elmore Delay Model , 1994, 31st Design Automation Conference.
[2] Lawrence T. Pileggi,et al. Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Mark Horowitz,et al. Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Andrew B. Kahng,et al. Fidelity and near-optimality of Elmore-based routing constructions , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.
[5] Sung-Mo Kang,et al. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Jason Cong,et al. Provably good performance-driven global routing , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Malgorzata Marek-Sadowska,et al. Timing driven placement , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[8] Jason Cong,et al. Simultaneous driver and wire sizing for performance and power optimization , 1994, ICCAD.
[9] Qing Zhu,et al. Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models , 1993, ICCAD.
[10] Lawrence T. Pileggi,et al. RC interconnect synthesis-a moment fitting approach , 1994, ICCAD.
[11] David Marple. Transistor Size Optimization in the Tailor Layout System , 1989, 26th ACM/IEEE Design Automation Conference.
[12] John K. Ousterhout. A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[13] Lawrence T. Pileggi,et al. RICE: rapid interconnect circuit evaluator , 1991, 28th ACM/IEEE Design Automation Conference.
[14] Wing K. Luk,et al. A fast physical constraint generator for timing priven layout , 1991, 28th ACM/IEEE Design Automation Conference.
[15] D. K. Ferry. Interconnection lengths and VLSI , 1985, IEEE Circuits and Devices Magazine.
[16] Andrew B. Kahng,et al. Rectilinear Steiner Trees with Minimum Elmore Delay , 1994, 31st Design Automation Conference.
[17] D. Marquardt. An Algorithm for Least-Squares Estimation of Nonlinear Parameters , 1963 .
[18] Lawrence T. Pileggi,et al. A Gate-Delay Model for High-Speed CMOS Circuits , 1994, 31st Design Automation Conference.
[19] Lawrence T. Pileggi,et al. Modeling the "Effective capacitance" for the RC interconnect of CMOS gates , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[20] Jason Cong,et al. Optimal wiresizing under the distributed Elmore delay model , 1993, ICCAD '93.