Investigation of the Impact of Power Granularity on Chip Thermal Modeling Using White Noise Analysis

In this paper, we investigate the impact of the granularity of the power distribution for accurately predicting semiconductor chip temperature fields. Specifically, we calculate the transfer functions between power distributions and resulting temperature maps for various microprocessor packages and cooling conditions, which establish a minimum granularity required for accurate thermal analysis. The purpose of this paper is twofold: First, we like to provide some general guidelines for the impact of different power granularities on the global chip temperatures and second we intend to spike a broader discussion about to which extent small heating effects can affect chip temperatures for circuits under full operation. As such this work is not only beneficial for package and cooling solution engineering but is also important to circuit designers and computer architects in their battle against hotspots in microprocessors.

[1]  Mehdi Asheghi,et al.  Impact of Thermal Sub-Continuum Effects on Electrical Performance of Silicon-on-Insulator Transistors , 2005 .

[2]  Margaret Martonosi,et al.  Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.

[3]  M. Asheghi,et al.  Sub-continuum thermal analysis of strained-Si/SiGe transistor scaling , 2005, Semiconductor Thermal Measurement and Management IEEE Twenty First Annual IEEE Symposium, 2005..

[4]  Sadegh M. Sadeghipour,et al.  Modeling of Localized Heating Effect in Sub-Micron Silicon Transistors , 2003 .

[5]  Andras Poppe,et al.  Electro-thermal simulation for the prediction of chip operation within the package , 2003, Ninteenth Annual IEEE Semiconductor Thermal Measurement and Management Symposium, 2003..

[6]  M. Asheghi,et al.  Ballistic phonon transport in strained Si/SiGe nanostructures with an application to strained-silicon transistors , 2004, The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena In Electronic Systems (IEEE Cat. No.04CH37543).

[7]  Kevin Skadron,et al.  Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[8]  Stephen H. Gunther,et al.  Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .

[9]  T. Kemper,et al.  Ultrafast Temperature Profile Calculation in Ic Chips , 2006 .

[10]  Márta Rencz,et al.  An efficient method for the self-consistent electro-thermal simulation and its integration into a CAD framework , 1996, Proceedings ED&TC European Design and Test Conference.

[11]  Mehdi Asheghi,et al.  Thermal Transport in Novel Silicon Transistors , 2004 .

[12]  E. Cohen,et al.  Power Distribution Measurements of the Dual Core PowerPC/sup TM/ 970MP Microprocessor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[13]  Andras Poppe,et al.  Electro-thermal simulation: a realization by simultaneous iteration , 1997 .

[14]  Andras Poppe,et al.  THERMAN: a thermal simulation tool for IC chips, microstructures and PW boards , 2000 .

[15]  J. Wakil,et al.  Spatially-resolved imaging of microprocessor power (SIMP): hotspots in microprocessors , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..

[16]  Márta Rencz,et al.  Electro-thermal and logi-thermal simulation of VLSI designs , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Mircea R. Stan,et al.  Active threshold compensation circuit for improved performance in cooled CMOS systems , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).