High performance lithographic hotspot detection using hierarchically refined machine learning

Under real and continuously improving manufacturing conditions, lithography hotspot detection faces several key challenges. First, real hotspots become less but harder to fix at post-layout stages; second, false alarm rate must be kept low to avoid excessive and expensive post-processing hotspot removal; third, full chip physical verification and optimization require fast turn-around time. To address these issues, we propose a high performance lithographic hotspot detection flow with ultra-fast speed and high fidelity. It consists of a novel set of hotspot signature definitions and a hierarchically refined detection flow with powerful machine learning kernels, ANN (artificial neural network) and SVM (support vector machine). We have implemented our algorithm with industry-strength engine under real manufacturing conditions in 45nm process, and showed that it significantly outperforms previous state-of-the-art algorithms in hotspot detection false alarm rate (2.4X to 2300X reduction) and simulation run-time (5X to 237X reduction), meanwhile archiving similar or slightly better hotspot detection accuracies. Such high performance lithographic hotspot detection under real manufacturing conditions is especially suitable for guiding lithography friendly physical design.

[1]  Frank Liu,et al.  Predicting variability in nanoscale lithography processes , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[2]  David Z. Pan,et al.  Manufacturability Aware Routing in Nanometer VLSI , 2010, Found. Trends Electron. Des. Autom..

[3]  Martin A. Riedmiller,et al.  A direct adaptive method for faster backpropagation learning: the RPROP algorithm , 1993, IEEE International Conference on Neural Networks.

[4]  Costas J. Spanos,et al.  Automatic hotspot classification using pattern-based clustering , 2008, SPIE Advanced Lithography.

[5]  Jingyu Xu,et al.  Accurate detection for process-hotspots with vias and incomplete specification , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Kun Yuan,et al.  ELIAD: Efficient lithography aware detailed router with compact post-OPC printability prediction , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[7]  David Z. Pan,et al.  Machine learning based lithographic hotspot detection with critical-feature extraction and classification , 2009, 2009 IEEE International Conference on IC Design and Technology.

[8]  Kazuhiko Takahashi,et al.  Study of hot spot detection using neural networks judgment , 2007, Photomask Japan.

[9]  Juhwan Kim,et al.  Hotspot detection on post-OPC layout using full-chip simulation-based verification tool: a case study with aerial image simulation , 2003, SPIE Photomask Technology.

[10]  Chih-Jen Lin,et al.  Working Set Selection Using Second Order Information for Training Support Vector Machines , 2005, J. Mach. Learn. Res..

[11]  Malgorzata Marek-Sadowska,et al.  Detecting context sensitive hot spots in standard cell libraries , 2009, Advanced Lithography.

[12]  J. Andres Torres,et al.  Directional 2D functions as models for fast layout pattern transfer verification , 2009, Advanced Lithography.

[13]  David Z. Pan,et al.  RADAR: RET-aware detailed routing using fast lithography simulations , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[14]  Andrew B. Kahng,et al.  Fast dual graph-based hotspot detection , 2006, SPIE Photomask Technology.

[15]  Yao-Wen Chang,et al.  Predictive Formulae for OPC With Applications to Lithography-Friendly Routing , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Philippe Hurat,et al.  Automated full-chip hotspot detection and removal flow for interconnect layers of cell-based designs , 2007, SPIE Advanced Lithography.

[17]  H. Yao,et al.  Efficient Process-Hotspot Detection Using Range Pattern Matching , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.