A novel self-refreshable capacitorless DRAM cell and its extended applications

A novel DRAM cell based on floating junction gate (FJG) concept is investigated for its extended applications. Compared to the two-transistor floating gate DRAM cell, the new memory cell investigated in the present work has a much simpler configuration with only one transistor. Besides, its write speed is improved by introducing an integrated gated-diode so that state “1” can be self-refreshable. In this paper, the device configuration, the DRAM application feasibility, the self-refreshing ability, and the non-destructive read are explored. In addition, extended applications of the DRAM cell using the FJG concept will be discussed.

[1]  T. Ohsawa,et al.  Overview and Future Challenge of Floating Body Cell (FBC) Technology for Embedded Applications , 2006, 2006 International Symposium on VLSI Technology, Systems, and Applications.

[2]  Akihiro Nitayama,et al.  FBC's Potential of 6F2 Single Cell Operation in Multi-Gbit Memories Confirmed by a Newly Developed Method for Measuring Signal Sense Margin , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  Doris Schmitt-Landsiedel,et al.  Complementary tunneling transistor for low power application , 2004 .

[4]  Kazutami Arimoto,et al.  A capacitorless twin-transistor random access memory (TTRAM) on SOI , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[5]  J.G. Fossum,et al.  A Simplified Superior Floating-Body/Gate DRAM Cell , 2009, IEEE Electron Device Letters.

[6]  Akihiro Nitayama,et al.  Highly scalable FBC (Floating Body Cell) with 25nm BOX structure for embedded DRAM applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[7]  Yi Gong,et al.  A Novel 4.5$\hbox{F}^{2}$ Capacitorless Semiconductor Memory Device , 2008, IEEE Electron Device Letters.

[8]  T. Skotnicki,et al.  A capacitor-less DRAM cell on 75nm gate length, 16nm thin fully depleted SOI device for high density embedded memories , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[9]  Jean-Michel Sallese,et al.  A SOI capacitor-less 1T-DRAM concept , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[10]  Chenming Hu,et al.  A capacitorless double-gate DRAM cell , 2002, IEEE Electron Device Letters.

[11]  T. Ohsawa,et al.  Memory design using one-transistor gain cell on SOI , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[12]  P. Hurley,et al.  $\hbox{TiN/ZrO}_{2}$/Ti/Al Metal–Insulator–Metal Capacitors With Subnanometer CET Using ALD-Deposited $\hbox{ZrO}_{2}$ for DRAM Applications , 2009, IEEE Electron Device Letters.

[13]  Doris Schmitt-Landsiedel,et al.  Simulation of the Esaki-tunneling FET , 2003 .