Embedded Jitter Measurement of High-speed I/O Signals

In this paper, an embedded jitter measurement system is presented. The system uses the Vernier delay method to achieve high resolution. The jitter test circuit is implemented using current-mode logic, so it is fast enough for testing today's high-speed I/O signals such as PCI Express. And the differential structure also makes the circuit immune to common-mode noise. Other advanced jitter measurement functions can be added to the time interval analyzer, (TIA) system presented here. Simulation results show that the TIA system can be used with low-cost ATEs to meet jitter measurement requirements

[1]  André Ivanov,et al.  Embedded timing analysis: a soc infrastructure , 2002, IEEE Design & Test of Computers.

[2]  André Ivanov,et al.  An embedded core for sub-picosecond timing measurements , 2002, Proceedings. International Test Conference.

[3]  William J. Dally,et al.  CMOS high-speed I/Os - present and future , 2003, Proceedings 21st International Conference on Computer Design.

[4]  A. Rylyakov,et al.  Static bipolar 11 GHz SiGe divider with 1V power supply , 2003, 2003 Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440).

[5]  Zhinian Shu,et al.  A 2.4-GHz ring-oscillator-based CMOS frequency synthesizer with a fractional divider dual-PLL architecture , 2004, IEEE Journal of Solid-State Circuits.

[6]  Gordon W. Roberts,et al.  A jitter characterization system using a component-invariant Vernier delay line , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  S.P. Voinigescu,et al.  A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic , 2005, IEEE Journal of Solid-State Circuits.