High speed implementation of matrix inversion algorithms in orthogonal systolic architectures

The implementation of matrix inversion algorithms using the few instructions, multiple data, systolic architecture concept is presented. Specifically, two matrix inversion algorithms, one general and one for symmetric matrices, are implemented and incorporated in the architecture. To achieve high computational throughput, the systolic architecture is implemented using the logarithmic number system.<<ETX>>