The interfacial thermo-mechanical reliability of 3D memory-chip stacking with through silicon via array