Device for generating a clock signal with jitter and testing device therein
暂无分享,去创建一个
A device for generating a clock jitter and a testing device including the same are provided to reduce manufacturing cost and complexity by generating a clock signal including a jitter. A waveform generator(110) reproduces a predetermined waveform. The waveform generator generates an arbitrary waveform by converting various waveforms. The waveform generator sets amplitude and frequency of an output waveform. A power source circuit part(120) outputs a DC power source. The power source signal outputted from the power source circuit part is added to an output waveform of the waveform generator. The added result is inputted to a PLL(Phase Locked Loop) circuit part(130) as a power source. The PLL circuit part makes frequency of an inputted reference signal(170) and oscillation signal(180) identical. The PLL circuit part includes a phase comparator(140), a loop filter(150), and a voltage-controlled crystal oscillator(160).