Network Resynthesis Algorithms for Delay Minimization (Special Issue on Synthesis and Verification of Hardware Design)