论文信息 - Dickson charge pump circuit design with parasitic resistance in power lines

Dickson charge pump circuit design with parasitic resistance in power lines

Parasitic resistance in power and ground lines is considered for Dickson charge pump circuit designs, and its equivalent model is modified for low voltage IC designs. When the optimization is done for maximized output current or for minimized rise time, it is not necessary to increase the number of stages, but it is necessary to increase the pumping capacitors. The impact of the parasitic resistance in addition to the parasitic capacitance on charge pump circuit performances is discussed. The analytical results are compared with the SPICE simulation and the model has a sufficient accuracy within a typical error of 10%.

Toru Tanzawa

[1] G. Palumbo,et al. Double and triple charge pump for power IC: dynamic models which take parasitic effects into account , 1993 .

[2] T. Tanzawa,et al. A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[3] K. Sawada,et al. An on-chip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[4] Guido Groeseneken,et al. Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits , 1989 .

[5] Jieh-Tsorng Wu,et al. MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[6] Toru Tanzawa,et al. Optimization of word-line booster circuits for low-voltage flash memories , 1999 .

[7] G. Palumbo,et al. Charge-pump circuits: power-consumption optimization , 2002 .

[8] J. F. Dickson,et al. On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .