Defects Driven Yield and Reliability Modeling for Semiconductor Manufacturing

Manufacturing processes of modern ultra-large-scale integrated circuits are highly complex and costly. Defects generated in the manufacturing processes are unavoidable and affect not only manufacturing yield but also device reliability. In this reason, accurate modeling of the spatial defects distribution is imperatively important for yield and reliability estimation as well as process improvement. Defects on semiconductor wafers tend to cluster, which introduces excessive zeros, causing over-dispersion in defect count data. This chapter discusses some latest development in modeling the non-homogeneously distributed spatial defect counts, focusing on Bayesian spatial regression approaches based on Poisson models, negative binomial models, and zero-inflated models. Real wafer map data are used to evaluate the performance of these models. In addition, the yield models are extended to build extrinsic reliability models based on a defect-growth concept.

[1]  Ramón V. León,et al.  Bayesian Modeling of Accelerated Life Tests with Random Effects , 2007 .

[2]  Argon Chen,et al.  Sample-Efficient Regression Trees (SERT) for Semiconductor Yield Loss Analysis , 2010, IEEE Transactions on Semiconductor Manufacturing.

[3]  Sang-Chan Park,et al.  Hybrid machine learning system for integrated yield management in semiconductor manufacturing , 1998 .

[4]  H. H. Huston,et al.  Reliability defect detection and screening during processing-theory and implementation , 1992, 30th Annual Proceedings Reliability Physics 1992.

[5]  Way Kuo,et al.  Reliability, Yield, And Stress Burn-In , 1998 .

[6]  F. Kuper,et al.  Relation between yield and reliability of integrated circuits: experimental results and application to continuous early failure rate reduction programs , 1996, Proceedings of International Reliability Physics Symposium.

[7]  Kyungmee O. Kim,et al.  A relation model of gate oxide yield and reliability , 2004, Microelectron. Reliab..

[8]  Sholom M. Weiss,et al.  Rule-based data mining for yield improvement in semiconductor manufacturing , 2010, Applied Intelligence.

[9]  Tao Yuan,et al.  Yield Prediction for Integrated Circuits Manufacturing Through Hierarchical Bayesian Modeling of Spatial Defects , 2011, IEEE Transactions on Reliability.

[10]  Suk Joo Bae,et al.  Yield prediction via spatial modeling of clustered defect counts across a wafer map , 2007 .

[11]  Xiao-Li Meng,et al.  Modeling covariance matrices in terms of standard deviations and correlations, with application to shrinkage , 2000 .

[12]  Cheng-Lung Huang,et al.  Data Mining using Genetic Programming for Construction of a Semiconductor Manufacturing Yield Rate Prediction System , 2006, J. Intell. Manuf..

[13]  Harry Joe,et al.  Generalized Poisson Distribution: the Property of Mixture of Poisson and Comparison with Negative Binomial Distribution , 2005, Biometrical journal. Biometrische Zeitschrift.

[14]  Jung Yoon Hwang.  Spatial stochastic processes for yield and reliability management with applications to nano electronics , 2005 .

[15]  Way Kuo,et al.  Modeling manufacturing yield and reliability , 1999 .

[16]  Way Kuo,et al.  Model-based clustering for integrated circuit yield enhancement , 2007, Eur. J. Oper. Res..

[17]  Way Kuo,et al.  Modeling of Integrated Circuit Yield Using a Spatial Nonhomogeneous Poisson Process , 2011, IEEE Transactions on Semiconductor Manufacturing.

[18]  M. A. Bayoumi,et al.  Defect clustering viewed through generalized Poisson distribution , 1992 .

[19]  Sung Ho Ha,et al.  Recognizing yield patterns through hybrid applications of machine learning techniques , 2009, Inf. Sci..