SpinWise: A Practical Energy-Efficient Synchronization Technique for CMPs
暂无分享,去创建一个
[1] Bronis R. de Supinski,et al. Adagio: making DVS practical for complex HPC applications , 2009, ICS.
[2] Christian Bienia,et al. PARSEC 2.0: A New Benchmark Suite for Chip-Multiprocessors , 2009 .
[3] Andrew B. Kahng,et al. TAP: token-based adaptive power gating , 2012, ISLPED '12.
[4] N. Kurd,et al. Next generation Intel® micro-architecture (Nehalem) clocking architecture , 2008, 2008 IEEE Symposium on VLSI Circuits.
[5] Mahmut T. Kandemir,et al. Exploiting barriers to optimize power consumption of CMPs , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.
[6] David Dice,et al. The TURBO Diaries: Application-controlled Frequency Scaling Explained , 2014, USENIX Annual Technical Conference.
[7] Margaret Martonosi,et al. Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors , 2009, ISCA '09.
[8] Tong Li,et al. Spin detection hardware for improved management of multithreaded systems , 2006, IEEE Transactions on Parallel and Distributed Systems.
[9] Anoop Gupta,et al. The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.