论文信息 - Error suppressing encode logic of FCDL in 6-bit flash A/D converter

Error suppressing encode logic of FCDL in 6-bit flash A/D converter

A 6 bit, 320 Ms/s BiCMOS flash A/D converter was fabricated using a new Folded Cascoded Differential Logic (FCDL). This FCDL reduces sparkle code errors caused by comparator metastability, and improves encoder operation speed. The measured error rates of a chip implemented in a 0.7 /spl mu/m BiCMOS was less than 10/sup -10/ times/sample and the chip consumes only 505 mW.

Koichi Ono | Eiki Imaizumi | Hisashi Okazawa | T. Matsuura | R. Shimokawa

[1] Teresa H. Meng,et al. Power-efficient metastability error reduction in CMOS flash A/D converters , 1995 .

[2] Masao Hotta,et al. A 150-mW, 8-bit video-frequency A/D converter , 1986 .

[3] Y. Nejime,et al. An 8-b ADC with over-Nyquist input at 300-Ms/s conversion rate , 1991 .

[4] Akira Matsuzawa,et al. A 10-b 300-MHz interpolated-parallel A/D converter , 1993 .

[5] T. Matsuura,et al. A 150 Mb/s PRML chip for magnetic disk drives , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[6] C. W. Mangelsdorf. Improving bandwidth and error rate in flash converters , 1989, Symposium 1989 on VLSI Circuits.