SEU Recovery Mechanism for SRAM-Based FPGAs

The application of SRAM-based field-programmable gate arrays (FPGAs) in mission-critical systems requires error-mitigation and recovery techniques to protect them from the errors caused by high-energy radiation, also known as single event upsets (SEUs). For this, modular redundancy and runtime partial reconfiguration are commonly employed techniques. However, the reported solutions feature different tradeoffs in the area overhead and the fault latency. In this paper, we propose a low area-overhead SEU recovery mechanism and describe its application in different self-recoverable architectures, which are experimentally evaluated using a specially designed fault-emulation environment. The environment enables the user to inject faults at selected locations of the configuration memory and experimentally evaluate the reliability of the developed solutions.

[1]  M. Wirthlin,et al.  Fine-Grain SEU Mitigation for FPGAs Using Partial TMR , 2008, IEEE Transactions on Nuclear Science.

[2]  L. Sterpone,et al.  A New Algorithm for the Analysis of the MCUs Sensitiveness of TMR Architectures in SRAM-Based FPGAs , 2008, IEEE Transactions on Nuclear Science.

[3]  Alessandro Paccagnella,et al.  Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.

[4]  Mehdi Baradaran Tahoori,et al.  Soft error mitigation for SRAM-based FPGAs , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[5]  R. Velazco,et al.  Combining Results of Accelerated Radiation Tests and Fault Injections to Predict the Error Rate of an Application Implemented in SRAM-Based FPGAs , 2010, IEEE Transactions on Nuclear Science.

[6]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[7]  M. Caffrey,et al.  Correcting single-event upsets through virtex partial configuration , 2000 .

[8]  A. Lesea,et al.  The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs , 2005, IEEE Transactions on Device and Materials Reliability.

[9]  K. Chapman.  SEU Strategies for Virtex-5 Devices , 2010 .

[10]  M.B. Tahoori,et al.  Soft Error Susceptibility Analysis of SRAM-Based FPGAs in High-Performance Information Systems , 2007, IEEE Transactions on Nuclear Science.

[11]  A. Lesea,et al.  Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis , 2008, IEEE Transactions on Nuclear Science.

[12]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[13]  Apostolos Dollas,et al.  Combining Duplication, Partial Reconfiguration and Software for On-line Error Diagnosis and Recovery in SRAM-Based FPGAs , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.

[14]  L. Sterpone,et al.  An Analysis Based on Fault Injection of Hardening Techniques for SRAM-Based FPGAs , 2006, IEEE Transactions on Nuclear Science.

[15]  L. Sterpone,et al.  Analysis of the robustness of the TMR architecture in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.

[16]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[17]  Luigi Carro,et al.  Fault-Tolerance Techniques for SRAM-Based FPGAs , 2006 .

[18]  M. Wirthlin,et al.  Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.

[19]  R. Leveugle,et al.  Analysis of configuration bit criticality in designs implemented with SRAM-based FPGAs , 2011, 2011 IEEE Symposium on Industrial Electronics and Applications.

[20]  Anthony Salazar,et al.  Radiation Test Results of the Virtex FPGA and ZBT SRAM for Space Based Reconfigurable Computing , 1999 .

[21]  E. Normand.  Correlation of inflight neutron dosimeter and SEU measurements with atmospheric neutron model , 2001 .