Single-Electron Device With Si Nanodot Array and Multiple Input Gates

We have developed a flexible-logic-gate single-electron device (SED) with an array of nanodots. Although the small size of SEDs is highly advantageous, the size of the nanodots inevitably fluctuates, which causes variations in device characteristics. This variability can be eliminated and high device functionality can be obtained by exploiting the oscillatory characteristics and multigate capability of SEDs. We fabricated, on a silicon-on-insulator wafer, a Si nanodot array device with two input gates and a control gate and investigated its basic operation characteristics experimentally. The device was demonstrated to operate as a logic gate providing six important logic functions ( and, or, nand, nor, xor, and xnor), which are obtained by adjusting the control-gate voltage.

[1]  Michel Devoret,et al.  Single Charge Tunneling , 1992 .

[2]  Hiroshi Inokawa,et al.  Silicon single-electron devices , 1999 .

[3]  Hiroshi Inokawa,et al.  Silicon single-electron devices , 2002 .

[4]  Yasuo Takahashi,et al.  Multifunctional Device Using Nanodot Array , 2006 .

[5]  U. Meirav,et al.  Single-electron phenomena in semiconductors , 1996 .

[6]  Y. Momiyama,et al.  Direct Evaluation of Gate Line Edge Roughness Impact on Extension Profiles in Sub-50-nm n-MOSFETs , 2006, IEEE Transactions on Electron Devices.

[7]  T. Skotnicki,et al.  The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance , 2005, IEEE Circuits and Devices Magazine.

[8]  Yasuo Takahashi,et al.  Fabrication method for IC-oriented Si single-electron transistors , 2000 .

[9]  Yasuo Takahashi,et al.  Fabrication technique for Si single-electron transistor operating at room temperature , 1995 .

[10]  A. Asenov,et al.  Simulation Study of Individual and Combined Sources of Intrinsic Parameter Fluctuations in Conventional Nano-MOSFETs , 2006, IEEE Transactions on Electron Devices.

[11]  Siegfried Selberherr,et al.  A comparative study of single-electron memories , 1998 .

[12]  Tadashi Shibata,et al.  A neuron-MOS neural network using self-learning-compatible synapse circuits , 1995, IEEE J. Solid State Circuits.

[13]  Yasuo Takahashi,et al.  Multigate single-electron transistors and their application to an exclusive-OR gate , 2000 .

[14]  Hiroshi Inokawa,et al.  Manipulation and detection of single electrons for future information processing , 2005 .

[15]  A. Chin,et al.  The power of functional scaling: beyond the power consumption challenge and the scaling roadmap , 2005, IEEE Circuits and Devices Magazine.

[16]  Hiroshi Inokawa,et al.  Room-temperature-operating data processing circuit based on single-electron transfer and detection with metal-oxide-semiconductor field-effect transistor technology , 2006 .

[17]  Yasuo Takahashi,et al.  Size dependence of the characteristics of Si single-electron transistors on SIMOX substrates , 1996 .

[18]  Yasuo Takahashi,et al.  A multiple-valued logic and memory with combined single-electron and metal-oxide-semiconductor transistors , 2003 .

[19]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[20]  K. Likharev.  Single-electron transistors: Electrostatic analogs of the DC SQUIDS , 1987 .

[21]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .