Reconfigurable platforms for high performance processing

This work deals with reconfigurable computation platforms for high speed simulation of physical phenomena, based on numerical models of algebraic linear systems. This type of simulation is of extreme importance in research centers as CENPES /Petrobras, that develops applications of geophysical processing for prospection of oil and gas. Currently, these applications are implemented on PCs conventional clusters. A new approach for this type of problem is presented here, based on reconfigurable computer systems using Field Programmable Gate Arrays technology ( FPGA ) and its implications regarding the hardware/software partitioning, operating system, memory connections, communication and device drivers. Such technologies make possible appreciable profits in terms of performance - electric power and processing speed when compared to the conventional clusters . This solution also promotes cost reduction when applied to massive computation and high complexity large data applications, normally used in scientific computation. A typical application is the Portable, Extensible Toolkit for Scientific Computation ( PETSc ), models of reconfigurable architectures for high performance and its computational properties will be presented, with emphasis to platforms based on FPGAs. A platform currently in development in the Project HPCIn , called Aquarius, will also be presented. This is a Project from the Center for Informatics at the Federal University of Pernambuco in cooperation with CENPES /Petrobras. HPCIn is also part of the RPCMod research network.

[1]  Camel Tanougast,et al.  A Partitioning Methodology That Optimises the Area on Reconfigurable Real-Time Embedded Systems , 2003, EURASIP J. Adv. Signal Process..

[2]  Yong Dou,et al.  64-bit floating-point FPGA matrix multiplication , 2005, FPGA '05.

[3]  David A. Kearney,et al.  Issues in Operating Systems for Reconfigurable Computing , 2002 .

[4]  Johan Andersson,et al.  A survey of multiobjective optimization in engineering design , 2001 .

[5]  Neil W. Bergmann,et al.  Embedded Linux as a Platform for Dynamically Self-Reconfiguring Systems-on-Chip , 2004, ERSA.

[6]  Fred W. Glover,et al.  Tabu Search - Part I , 1989, INFORMS J. Comput..

[7]  Hesham El-Rewini,et al.  Advanced Computer Architecture and Parallel Processing (Wiley Series on Parallel and Distributed Computing) , 2005 .

[8]  Paulo Sérgio B. do Nascimento,et al.  Temporal partitioning for image processing based on time-space complexity in reconfigurable architectures , 2006, DATE.

[9]  Bruce A. Draper,et al.  Accelerated image processing on FPGAs , 2003, IEEE Trans. Image Process..

[10]  Dennis Goeckel,et al.  A dynamically reconfigurable adaptive viterbi decoder , 2002, FPGA '02.

[11]  Greg Kroah-Hartman,et al.  Linux Device Drivers , 1998 .

[12]  Florian Dittmann,et al.  A Y-Chart Based Tool for Reconfigurable System Design , 2005, ARCS Workshops.

[13]  Viktor K. Prasanna,et al.  High Performance Linear Algebra Operations on Reconfigurable Systems , 2005, ACM/IEEE SC 2005 Conference (SC'05).

[14]  Fernando Gehm Moraes,et al.  PADReH - a framework for the design and implementation of dynamically and partially reconfigurable systems , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[15]  Brent E. Nelson,et al.  FPGA-based sonar processing , 1998, FPGA '98.

[16]  Sandeep Neema,et al.  Adaptive Computing and Run-time Reconfiguration , 2000 .

[17]  Marco Pasotti,et al.  A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory , 2003, DAC.

[18]  Sumit Gupta.  Tutorial for the SPARK Parallelizing High-Level Synthesis Framework Version 1.1 , 2004 .

[19]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[20]  Greg Kroah-Hartman,et al.  Linux Device Drivers, 3rd Edition , 2005 .

[21]  High-performance, Dependable Multiprocessor , 2006, 2006 IEEE Aerospace Conference.

[22]  Fred Glover,et al.  Tabu Search - Part II , 1989, INFORMS J. Comput..

[23]  Marco Platzner,et al.  Virtualization of Hardware - Introduction and Survey , 2004, ERSA.

[24]  Scott Hauck,et al.  Flexibility measurement of domain-specific reconfigurable hardware , 2004, FPGA '04.

[25]  Sumit Gupta.  User Manual for the SPARK Parallelizing High-Level Synthesis Framework Version 1.1 , 2004 .

[26]  John W. Lockwood,et al.  Reprogrammable network packet processing on the field programmable port extender (FPX) , 2001, FPGA '01.

[27]  Antonio J. Plaza,et al.  High-performance computing in remotely sensed hyperspectral imaging: the Pixel Purity Index algorithm as a case study , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[28]  B. Ouni,et al.  Synthesis and Time Partitioning for Reconfigurable Systems , 2004, Des. Autom. Embed. Syst..

[29]  P.S. Brandao do Nascimento,et al.  Temporal Partitioning for Image Processing Based on Time-Space Complexity in Reconfigurable Architectures , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[30]  Hiroaki Kitano,et al.  The design of scalable stochastic biochemical simulator on FPGA , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[31]  Anant Agarwal,et al.  Software Technologies for Reconfigurable Systems , 1996 .

[32]  William Kahan,et al.  Lecture Notes on the Status of IEEE Standard 754 for Binary Floating-Point Arithmetic , 1996 .

[33]  Ranga Vemuri,et al.  Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[34]  Hesham El-Rewini,et al.  Advanced Computer Architecture and Parallel Processing , 2005 .

[35]  Mi Lu,et al.  Prestack Kirchhoff Time Migration On High Performance Reconfigurable Computing Platform , 2005 .

[36]  Richard Barrett,et al.  Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods , 1994, Other Titles in Applied Mathematics.

[37]  Paulo Sérgio B. do Nascimento,et al.  Mapping of image processing systems to FPGA computer based on temporal partitioning and design space exploration , 2006, SBCCI '06.

[38]  Kris Gaj,et al.  Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board , 2001, ISC.

[39]  Sadaf R. Alam,et al.  Scientific Computing Beyond CPUs: FPGA implementations of common scientific kernels , 2005 .

[40]  Matti Tommiska,et al.  Applications of reprogrammability in algorithm acceleration , 2005 .

[41]  Pedro C. Diniz,et al.  Automatic synthesis of data storage and control structures for FPGA-based computing engines , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[42]  Lambert Spaanenburg,et al.  Natural learning of neural networks by reconfiguration , 2003, SPIE Microtechnologies.

[43]  Guan Qin,et al.  High-order Finite Difference Modeling On Reconfigurable Computing Platform , 2005 .

[44]  Majid Sarrafzadeh,et al.  A quick safari through the reconfiguration jungle , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[45]  Katherine Compton,et al.  Programming Architectures For Run-Time Reconfigurable Systems , 2000 .

[46]  Marco Platzner,et al.  Reconfigurable hardware in wearable computing nodes , 2002, Proceedings. Sixth International Symposium on Wearable Computers,.

[47]  Sotirios G. Ziavras,et al.  Parallel direct solution of linear equations on FPGA-based machines , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[48]  Eric L. Miller,et al.  Parallel-Beam Backprojection: An FPGA Implementation Optimized for Medical Imaging , 2005, J. VLSI Signal Process..

[49]  Frank Vahid,et al.  A quantitative analysis of the speedup factors of FPGAs over processors , 2004, FPGA '04.

[50]  Matthias Gries,et al.  Methods for evaluating and covering the design space during early design development , 2004, Integr..

[51]  Scott Hauck,et al.  The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.

[52]  Marco Platzner,et al.  Online scheduling for block-partitioned reconfigurable devices , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[53]  Brad Hutchings,et al.  Density enhancement of a neural network using FPGAs and run-time reconfiguration , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[54]  F. Leighton,et al.  Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes , 1991 .

[55]  Pedro C. Diniz,et al.  Matching and searching analysis for parallel hardware implementation on FPGAs , 2001, FPGA '01.

[56]  Edward Yourdon,et al.  Object-oriented design , 1991, Yourdon Press Computing Series.

[57]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[58]  M. Platzner.  Reconfigurable hardware operating systems , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[59]  Giovanni De Micheli,et al.  Hardware/Software Co-Design: Application Domains and Design Technologies , 1996 .

[60]  Pedro C. Diniz,et al.  Data reorganization engines for the next generation of system-on-a-chip FPGAs , 2002, FPGA '02.

[61]  Daniel Pierre Bovet,et al.  Understanding the Linux Kernel , 2000 .

[62]  Miriam Leeser,et al.  Smart camera based on reconfigurable hardware enables diverse real-time applications , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[63]  Marco Platzner,et al.  Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks , 2004, IEEE Transactions on Computers.

[64]  Mateo Valero,et al.  Command vector memory systems: high performance at low cost , 1998, Proceedings. 1998 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.98EX192).

[65]  Davide Rizzo,et al.  A video compression case study on a reconfigurable VLIW architecture , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[66]  M. Patel,et al.  High Performance Dependable Multiprocessor II , 2007, 2007 IEEE Aerospace Conference.