Low Power Techniques for Video Compression

This paper gives an overview of low-power techniques proposed in the literature for mobile multimedia and Internet appli- cations. Exploitable aspects are discussed in the behavior of dier- ent video compression tools. These power-ecient solutions are then classified by synthesis domain and level of abstraction. As this paper is meant to be a starting point for further research in the area, a low- power hardware& software co-design methodology is outlined in the end as a possible scenario for video-codec-on-a-chip implementations on future mobile multimedia platforms. Keywords — mobile multimedia, video compression, low power, hardware acceleration

[1]  George Varghese,et al.  The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  Jan M. Rabaey,et al.  Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs , 1999, Proceedings. IEEE Computer Society Workshop on VLSI '99. System Design: Towards System-on-a-Chip Paradigm.

[3]  Suhwan Kim,et al.  A reconfigurable pipelined IDCT for low-energy video processing , 2000, Proceedings of 13th Annual IEEE International ASIC/SOC Conference (Cat. No.00TH8541).

[4]  Prashant Jain,et al.  Dynamically Parameterized Algorithms and Architectures to Exploit Signal Variations , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[5]  Wayne P. Burleson,et al.  Reconfiguration for power saving in real-time motion estimation , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[6]  Takashi Ishikawa,et al.  Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  Jan M. Rabaey,et al.  Reconfigurable processing: the solution to low-power programmable DSP , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[8]  George Varghese,et al.  Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System , 2001, J. VLSI Signal Process..