Multi-Slot Main Memory System for Post DDR3

This brief introduces a suitable architecture for a high-data rate and high-density system using bidirectional single-ended signaling. For chip-to-chip interconnections requiring high speed and high density for the main memory system, an SSTL-II-based structure was previously used. However, this structure is no longer applicable for higher speeds at higher densities. By using an optimum reflection coefficient at the junction of a branch, a multislot system acts in the same way as a point-to point system. This architecture significantly improves the signal integrity. The simulated jitter and eye openings, including transmission line loss, were improved by 53.4% for write operation and 65.1% for read operations at 3.2 Gbps under heavy loading conditions. The peak-to-peak time jitters of 67.1 and 72.0 ps were measured at 3.3 Gbps.

[1]  W.T. Beyene,et al.  Controlled Intersymbol Interference Design Techniques of Conventional Interconnect Systems for Data Rates Beyond 20 Gbps , 2008, IEEE Transactions on Advanced Packaging.

[2]  M.S. Sharawi,et al.  The design and simulation of a 400/533Mbps DDR-II SDRAM memory interconnect bus , 2008, 2008 5th International Multi-Conference on Systems, Signals and Devices.

[3]  Jung Sunwoo,et al.  Channel BER Measurement for a 5.8Gb/s/pin unidirectional differential I/O for DRAM application , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[4]  Jon Haas,et al.  Fully-Buffered DIMM Technology Moves Enterprise Platforms to the Next Level , 2005 .

[5]  C. Svensson,et al.  2.6 Gb/s over a four-drop bus using an adaptive 12-tap DFE , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.