Performance Evaluation of Buried Gate Oxide based Negative Capacitance FinFETs

In the era of shrinking technology nodes and gate lengths, Negative Capacitance Fin Field-Effect Transistors (NC-FinFET) hold a one-sided dominance over the conventional structures, due to their superior gate electrostatics. However, the advancement of NC-FinFETs has been made possible by the enhanced device performance in terms of numerous engineering techniques. The following work proposes a novel NC-FinFET architecture in which the depth of the interfacial gate oxide (IGO) layer has been modified and examined with the help of $T C A D$ Sentaurus. Based on several short channel parameters, we have shown a comparison between the standard NC-FinFET, lowk spacer based NC-FinFET, and the projected FE-DE spacer NC-FinFET, by modifying the IGO thickness inside the channel. Additionally, we have shown the effect of side IGO thickness to realize the best configuration with the entire IGO depth inside the channel. In conclusion, this principle of buried IGO thickness seems motivating for low-power electronics.

[1]  D. P. Samajdar,et al.  Exploration and Device Optimization of Dielectric–Ferroelectric Sidewall Spacer in Negative Capacitance FinFET , 2022, IEEE Transactions on Electron Devices.

[2]  D. P. Samajdar,et al.  Demonstration of Improved Short Channel Performance Metrics for Ferroelectric Concentric Negative Capacitance FinFET , 2022, Silicon.

[3]  N. Bagga,et al.  Impact of Random Spatial Fluctuation in Non-Uniform Crystalline Phases on Multidomain MFIM Capacitor and Negative Capacitance FDSOI , 2022, IEEE International Reliability Physics Symposium.

[4]  Reduction of Random Dopant Fluctuation-induced Variation in Junctionless FinFETs via Negative Capacitance Effect , 2021, Informacije midem.

[5]  P. K. Sahu,et al.  Modified Gate Oxide Double Gate Tunnel Field-Effect Transistor , 2021, Silicon.

[6]  D. P. Samajdar,et al.  A Novel Negative Capacitance FinFET With Ferroelectric Spacer: Proposal and Investigation , 2021, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control.

[7]  D. P. Samajdar,et al.  Recent Advances in Negative Capacitance FinFETs for Low-Power Applications: A Review , 2021, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control.

[8]  S. Baishya,et al.  Dependence of metal gate work function variation for various ferroelectric thickness on electrical parameters in NC-FinFET , 2021 .

[9]  C. Shin,et al.  Gate-induced drain leakage (GIDL) in MFMIS and MFIS negative capacitance FinFETs , 2020 .

[10]  C. Hu,et al.  Negative Capacitance Enables FinFET Scaling Beyond 3nm Node , 2020, 2007.14448.

[11]  M. Takenaka,et al.  Evaluation of polarization characteristics in metal/ferroelectric/semiconductor capacitors and ferroelectric field-effect transistors , 2020, 2006.00315.

[12]  G. Pahwa,et al.  Gate-Induced Drain Leakage in Negative Capacitance FinFETs , 2020, IEEE Transactions on Electron Devices.

[13]  C. Hu,et al.  Near Threshold Capacitance Matching in a Negative Capacitance FET With 1 nm Effective Oxide Thickness Gate Stack , 2020, IEEE Electron Device Letters.

[14]  C. Hwang,et al.  Modeling of Negative Capacitance in Ferroelectric Thin Films , 2019, Advanced materials.

[15]  C. Hu,et al.  Spacer Engineering in Negative Capacitance FinFETs , 2019, IEEE Electron Device Letters.

[16]  C. Hu,et al.  Analysis and Modeling of Inner Fringing Field Effect on Negative Capacitance FinFETs , 2019, IEEE Transactions on Electron Devices.

[17]  C. Shin,et al.  Experimental observation of zero DIBL in short-channel hysteresis-free ferroelectric-gated FinFET , 2019, Solid-State Electronics.

[18]  C. Shin,et al.  DIBL enhancement in ferroelectric-gated FinFET , 2019, Semiconductor Science and Technology.

[19]  C. Auth,et al.  A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[20]  C. Shin,et al.  Sub-60-mV/decade Negative Capacitance FinFET With Sub-10-nm Hafnium-Based Ferroelectric Capacitor , 2017, IEEE Journal of the Electron Devices Society.

[21]  D. Sharma,et al.  Sub-20 nm gate length FinFET design: Can high-κ spacers make a difference? , 2008, 2008 IEEE International Electron Devices Meeting.

[22]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.

[23]  V. Rao,et al.  Impact of High-$k$ Gate Dielectrics on the Device and Circuit Performance of Nanoscale FinFETs , 2007, IEEE Electron Device Letters.

[24]  H. Amrouch,et al.  Impact of Interface Traps on Negative Capacitance Transistor: Device and Circuit Reliability , 2020, IEEE Journal of the Electron Devices Society.