Switching sequence optimization for gradient errors compensation in the current-steering DAC design

Abstract In this paper, an optimization method of switching sequence is proposed to compensate for the gradient errors in the current source array of the current-steering digital-to-analog converter. Combining the central symmetry method and the iterative method, the linear and the quadratic gradient errors in the current source arrays are all eliminated. Through the mathematical induction and MATLAB simulation, the proposed switching sequence shows that both the linear and quadratic gradient errors can be compensated. To verify the optimization method proposed, a 12-bit DAC was fabricated under the 55 ​nm 2.5 ​V CMOS process. The measured INL and DNL are bounded at 0.62LSB and 0.37LSB, respectively. The SFDR is more than 78 ​dB with the signal frequencies below 1 ​MHz and more than 66 ​dB in the whole Nyquist band frequency.

[1]  Chunshu Li,et al.  Non-iterative method for finding optimised switching sequence to compensate gradient errors in current-steered DAC , 2015 .

[2]  Michiel Steyaert,et al.  A gradient-error and edge-effect tolerant switching scheme for a high-accuracy DAC , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[4]  Tsung-Heng Tsai,et al.  A 1.8-V 12-bit 250-MS/s 25-mW self-calibrated DAC , 2010, 2010 Proceedings of ESSCIRC.

[5]  Robert H. M. van Veldhoven,et al.  A 14 bit 200 MS/s DAC With SFDR >78 dBc, IM3 < -83 dBc and NSD <-163 dBm/Hz Across the Whole Nyquist Band Enabled by Dynamic-Mismatch Mapping , 2011, IEEE Journal of Solid-State Circuits.

[6]  Yu-Hong Lin,et al.  Nyquist-Rate Current-Steering Digital-to-Analog Converters With Random Multiple Data-Weighted Averaging Technique and $Q^{N}$ Rotated Walk Switching Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  D. Leenaerts,et al.  A 12b 500MS/s DAC with >70dB SFDR up to 120MHz in 0.18μm CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[8]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[9]  Ko-Chi Kuo,et al.  A Switching Sequence for Linear Gradient Error Compensation in the DAC Design , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Yang Liu,et al.  A Fast Calibration Current Steering DAC with Bypass Window Under 55 nm CMOS Process , 2015 .

[11]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .

[12]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[13]  Tai-Haur Kuo,et al.  A 12b 1.6GS/s 40mW DAC in 40nm CMOS with >70dB SFDR over entire Nyquist bandwidth , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[14]  Mike Shuo-Wei Chen,et al.  27.1 A 12b 2GS/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise Cancellation Achieving >74dBc SFDR up to 1GHz in 65nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[15]  Michel Steyaert,et al.  A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.

[16]  Lawrence T. Pileggi,et al.  Low-Overhead Self-Healing Methodology for Current Matching in Current-Steering DAC , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.