Clock domain crossing (CDC) for inter-logic-layer communication in 3-D ICs

3D technology is becoming more popular due to improved design density and performance. However, single global clock distribution to a complex system, like 3-D IC, is a very challenging task. Due to potentially heterogeneous, dice integration also omens for increasing environmental and process non-idealities. Therefore, inter-logic layer communication in 3-D ICs can leverage from clock domain crossing (CDC) techniques to perform timely and correct data transactions. In this paper, we investigate two classes of CDC techniques, the pseudo quasi-delay insensitive (QDI) based GALS and loosely synchronous CDC technique under 3-D IC context. It is found that although pseudo QDI based GALS design provides an attractive solution because of the relaxed constraint on clock distribution network, but for 8 or higher data-bits/transaction its hardware overhead becomes more than the loosely synchronous design. To the best of authors' knowledge this is a premier work in investigating design guidelines for CDC techniques in through silicon via (TSV) based 3-D ICs.

[1]  Alain J. Martin,et al.  Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.

[2]  Peter A. Beerel,et al.  Single-track asynchronous pipeline templates using 1-of-N encoding , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Christer Svensson,et al.  Self-tested self-synchronization circuit for mesochronous clocking , 2001 .

[4]  Krishna C. Saraswat,et al.  3-D ICs: Motivation, performance analysis, technology and applications , 2010, 2010 17th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[5]  Guy Lemieux,et al.  A Survey and Taxonomy of GALS Design Styles , 2007, IEEE Design & Test of Computers.

[6]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.

[7]  Arnaud Virazel,et al.  A Study of Tapered 3-D TSVs for Power and Thermal Integrity , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  P. Kapur,et al.  3-D ICs: Motivation, performance analysis, and technology , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[9]  Giovanni De Micheli,et al.  Skew variability in 3-D ICs with multiple clock domains , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[10]  Ivan E. Sutherland,et al.  GasP: a minimal FIFO control , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.