65nm Low Power Digital to Analog Converter for CUWB

This paper presents a high speed, low power and high bandwidth DAC (Digital to Analog Converter) for the cognitive ultra-wide band radio networks. DAC is used to provide the analog voltage converted from the digital input to the CUWB (Cognitive ultra wide band) radio network to reduce the power consumption and noise. The complexity of the hardware is highly reduced. To achieve simpler design the resolution is limited to 4 bits only. The design is realized in standard 65 nm CMOS technology. The design comprises of deglitcher, current switches and current sources. Current switches are the output analog parts of the design. Deglitcher is used to reduce the unwanted glitches introduced in the circuit. Current sources are designed in the binary implementation which reduces the hardware area and complexity. Deglitcher circuit is made from the David - Goliath inverter and a pair of the of source followers to tackle the unwanted noise in the circuit. Current switches are introduced so as to convert the analog voltage according to the input from the deglitcher output. INL and DNL of the circuit is so adjusted with relation of output impedance of the circuit. High Frequency of around 12.5 GHz and power dissipation of as low as 21 mW is achieved.

[1]  M. Steyaert,et al.  A 130 nm CMOS 6-bit Full Nyquist 3 GS/s DAC , 2007, IEEE Journal of Solid-State Circuits.

[2]  Hae-Seung Lee,et al.  Output impedance requirements for DACs , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  Joseph Sylvester Chang,et al.  Design of a 5 GS/s fully-digital digital-to-analog converter , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  W. Sansen,et al.  A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter , 2001, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[5]  H. Nosaka,et al.  A 60-GS/s 6-Bit DAC in 0.5-µm InP HBT Technology for Optical Communications Systems , 2011, 2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS).

[6]  Michiel Steyaert,et al.  A 130 nm CMOS 6-bit full nyquist 3GS/s DAC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[7]  Tian Xia,et al.  A High-Performance Low-Ringing Ultrawideband Monocycle Pulse Generator , 2012, IEEE Transactions on Instrumentation and Measurement.

[8]  Joseph Sylvester Chang,et al.  A 10-GS/s 4-Bit Single-Core Digital-to-Analog Converter for Cognitive Ultrawidebands , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  H. Gustat,et al.  A 30 GS/s 4-Bit Binary Weighted DAC in SiGe BiCMOS Technology , 2007, 2007 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[10]  Honggang Zhang,et al.  Multiple signal waveforms adaptation in cognitive ultra-wideband radio evolution , 2006, IEEE Journal on Selected Areas in Communications.

[11]  W. Schofield,et al.  A 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-160dBm/Hz noise power spectral density , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  Marinette Besson,et al.  A 56GS/S 6b DAC in 65nm CMOS with 256×6b memory , 2011, 2011 IEEE International Solid-State Circuits Conference.

[13]  Mamun Bin Ibne Reaz,et al.  Low Power Designs of Current Steered DACs in CMOS Process: A Review , 2015 .