On-state and RF performance investigation of sub-50 nm L-DUMGAC MOSFET design for high-speed logic and switching applications

In this paper, an extensive study on the on-state, switching and RF performance of a laterally amalgamated dual material gate concave (L-DUMGAC) MOSFET and the influence of technology variations such as gate length, negative junction depth (NJD) and gate bias on the device's behavior is performed using an ATLAS device simulator. Simulations reveal that the L-DUMGAC design exhibits a significant enhancement in the device's switching characteristics in terms of reduced on-resistance and, hence, the reduced conduction power loss, switching loss and enhanced on-current, ION. Further, the L-DUMGAC design is studied for the RF application circuit design by examining the stability, cut-off frequency, power gains and the parasitic capacitances. The results are, thus, useful for optimizing the performance and reliability of nanoscale L-DUMGAC MOSFETs for high-speed logic, switching and RF applications.

[1]  Denis Flandre,et al.  Influence of device engineering on the analog and RF performances of SOI MOSFETs , 2003 .

[2]  Emmanuel Dubois,et al.  Short-channel effect immunity and current capability of sub-0.1-micron MOSFET's using a recessed channel , 1996 .

[3]  Y. Taur,et al.  Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.

[4]  Hongxia Ren,et al.  The influence of geometric structure on the hot-carrier-effect immunity for deep-sub-micron grooved gate PMOSFET , 2002 .

[5]  R. S. Gupta,et al.  Laterally amalgamated DUal Material GAte Concave (L-DUMGAC) MOSFET for ULSI , 2008 .

[6]  张卫东,et al.  Fabrication and characterization of groove-gate MOSFETs based on a self-aligned CMOS process , 2006 .

[7]  Mark S. Lundstrom,et al.  Performance analysis and design optimization of near ballistic carbon nanotube field-effect transistors , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[8]  S. Y. Lee,et al.  Reliability for Recessed Channel Structure n-MOSFET , 2005, Microelectron. Reliab..

[9]  Tao Wang,et al.  3–10-GHz Ultra-Wideband Low-Noise Amplifier Utilizing Miller Effect and Inductive Shunt–Shunt Feedback Technique , 2007, IEEE Transactions on Microwave Theory and Techniques.

[10]  Fumio Horiguchi,et al.  Sub-half-micrometer concave MOSFET with double LDD structure , 1992 .

[11]  S. Asai,et al.  New grooved-gate MOSFET with drain separated from channel implanted region (DSC) , 1983, IEEE Transactions on Electron Devices.

[12]  K. Itoh,et al.  Simulation of sub-0.1- mu m MOSFETs with completely suppressed short-channel effect , 1993, IEEE Electron Device Letters.

[13]  Ganesh S. Samudra,et al.  Parasitic capacitance characteristics of deep submicrometre grooved gate MOSFETs , 2002 .

[14]  J. Liu,et al.  Dual-work-function metal gates by full silicidation of poly-Si with Co-Ni bi-Layers , 2005, IEEE Electron Device Letters.

[15]  Toru Toyabe,et al.  Short-channel-effect-suppressed sub-0.1-/spl mu/m grooved-gate MOSFET's with W gate , 1995 .

[16]  J.K.O. Sin,et al.  Extraction of the Inversion and Accumulation Layer Mobilities in n-Channel Trench DMOSFETs , 2006, IEEE Transactions on Electron Devices.

[17]  K. Chin,et al.  Dual material gate field effect transistor (DMGFET) , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[18]  Lawrence E. Larson,et al.  Silicon technology tradeoffs for radio-frequency/mixed-signal (quote)systems-on-a-chip(quote) , 2003 .

[19]  Xing Zhou,et al.  Exploring the novel characteristics of hetero-material gate field-effect transistors (HMGFETs) with gate-material engineering , 2000 .

[20]  Ken K. Chin,et al.  Dual-material gate (DMG) field effect transistor , 1999 .

[21]  Yeong-Seuk Kim,et al.  Silicon Complementary Metal–Oxide–Semiconductor Field-Effect Transistors with Dual Work Function Gate , 2006 .

[22]  M. Saxena,et al.  On-state and switching performance investigation of sub-50nm L-DUMGAC MOSFET design for high-speed logic applications , 2007, 2007 International Semiconductor Device Research Symposium.

[23]  V. Misra,et al.  Compatibility of dual metal gate electrodes with high-k dielectrics for CMOS , 2003, IEEE International Electron Devices Meeting 2003.

[24]  Chenming Hu,et al.  Dual work function metal gate CMOS technology using metal interdiffusion , 2001, IEEE Electron Device Letters.

[25]  Ryuichi Fujimoto,et al.  0.15-/spl mu/m RF CMOS technology compatible with logic CMOS for low-voltage operation , 1998 .

[26]  X. Garros,et al.  75 nm damascene metal gate and high-k integration for advanced CMOS devices , 2002, Digest. International Electron Devices Meeting,.