Modeling of parameters for nano‐scale surrounding‐gate MOSFET considering quantum mechanical effect
暂无分享,去创建一个
[1] M. Fischetti,et al. Modeling of electron mobility in gated silicon nanowires at room temperature: Surface roughness scattering, dielectric screening, and band nonparabolicity , 2007 .
[2] Olivier Rozeau,et al. A unified short-channel compact model for cylindrical surrounding-gate MOSFET , 2011 .
[3] Yun Seop Yu,et al. Analytical Threshold Voltage Model Including Effective Conducting Path Effect (ECPE) for Surrounding-Gate MOSFETs (SGMOSFETs) With Localized Charges , 2010, IEEE Transactions on Electron Devices.
[4] M. Fischetti,et al. Theoretical Study of Carrier Transport in Silicon Nanowire Transistors Based on the Multisubband Boltzmann Transport Equation , 2008, IEEE Transactions on Electron Devices.
[5] N Rodriguez,et al. An Analytical $I$– $V$ Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects , 2010, IEEE Transactions on Electron Devices.
[6] T. Ernst,et al. Stacked Nanowires ΦFET with Independent Gates: A Novel Device for Ultra-dense Low-Power Applications , 2007, 2007 IEEE International SOI Conference.
[7] J. Plummer,et al. Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's , 1997, IEEE Electron Device Letters.
[8] Mark S. Lundstrom,et al. Nanoscale Transistors: Device Physics, Modeling and Simulation , 2005 .
[9] B. Iñíguez,et al. Compact model for long-channel cylindrical surrounding-gate MOSFETs valid from low to high doping concentrations , 2011 .
[10] Linlin Liu,et al. A quantum-confinement model for surrounding-gate MOSFETS from subthreshold to strong-inversion regions , 2012, Science China Information Sciences.
[11] S. Baishya,et al. A subthreshold surface potential model for short-channel MOSFET taking into account the varying depth of channel depletion layer due to source and drain junctions , 2006, IEEE Transactions on Electron Devices.
[12] Hiroshi Iwai,et al. Electrical characterization of Si nanowire field-effect transistors with semi gate-around structure suitable for integration , 2010 .
[13] D. Jimenez,et al. Modeling of nanoscale gate-all-around MOSFETs , 2004, IEEE Electron Device Letters.
[14] A. Lázaro,et al. High frequency and noise model of gate-all-around metal-oxide-semiconductor field-effect transistors , 2009 .
[15] D. Jimenez,et al. Analytical Charge and Capacitance Models of Undoped Cylindrical Surrounding-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.
[16] Abhinav Kranti,et al. Analytical model for threshold voltage and I-V characteristics of fully depleted short channel cylindrical/surrounding gate MOSFET , 2001 .
[17] Chandan Kumar Sarkar,et al. 1/f noise and analogue performance study of short-channel cylindrical surrounding gate MOSFET using a new subthreshold analytical pseudo-two-dimensional model , 2012, IET Circuits Devices Syst..
[18] B. Iniguez,et al. Analytical Model of the Threshold Voltage and Subthreshold Swing of Undoped Cylindrical Gate-All-Around-Based MOSFETs , 2007, IEEE Transactions on Electron Devices.
[19] O. Rozeau,et al. High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding , 2008, 2008 IEEE International Electron Devices Meeting.
[20] Yuan Taur,et al. A Two-Dimensional Analytical Solution for Short-Channel Effects in Nanowire MOSFETs , 2009, IEEE Transactions on Electron Devices.
[21] Subhasis Haldar,et al. An analytical drain current model for dual material engineered cylindrical/surrounded gate MOSFET , 2012, Microelectron. J..
[22] Gerard Ghibaudo,et al. Analytical low-frequency noise model in the linear region of lightly doped nanoscale double-gate metal-oxide-semiconductor field-effect transistors , 2010 .