Design of energy efficient and dependable health monitoring systems under unreliable nanometer technologies

In this paper we investigate the impact of potential hardware misbehavior induced by reliability issues and scaled voltages in wireless body sensor network (WBSN) nodes. Our study reveals the inherent resilience of popular algorithms in cardiac monitoring applications and argues that by exploiting the unique characteristics of such algorithms the energy efficiency and reliability of such systems can be significantly improved. This is achieved by developing a cross-layer design paradigm that utilizes low cost techniques at the hardware and software layers and by optimizing the synergy between them in order to provide intelligent trade-offs between energy, performance and quality. The main idea of the proposed approach is the selective application of costly robust techniques only to the most critical tasks identified at the application layer that are detrimental for obtaining sufficient output quality. Our results show that by ensuring the correct operation of only 37% of the total computations in an electrocardiogram (ECG) monitoring WBSN node we can achieve up to 70% power savings with only 9% degradation in ECG output quality.

[1]  Luca Benini,et al.  MPARM: Exploring the Multi-Processor SoC Design Space with SystemC , 2005, J. VLSI Signal Process..

[2]  Quinn Jacobson,et al.  ERSA: error resilient system architecture for probabilistic applications , 2010, DATE 2010.

[3]  Alaa R. Alameldeen,et al.  Trading off Cache Capacity for Reliability to Enable Low Voltage Operation , 2008, 2008 International Symposium on Computer Architecture.

[4]  Pierre Vandergheynst,et al.  Compressed Sensing for Real-Time Energy-Efficient ECG Compression on Wireless Body Sensor Nodes , 2011, IEEE Transactions on Biomedical Engineering.

[5]  David Atienza,et al.  Multi-core architecture design for ultra-low-power wearable health monitoring systems , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Francky Catthoor,et al.  A hybrid HW-SW approach for intermittent error mitigation in streaming-based embedded systems , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  C. Van Hoof,et al.  Ultra-low-power wearable biopotential sensor nodes , 2009, 2009 Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[8]  Subhasish Mitra,et al.  ERSA: Error Resilient System Architecture for probabilistic applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[9]  David Atienza,et al.  Model-based design for wireless body sensor network nodes , 2012, 2012 13th Latin American Test Workshop (LATW).

[10]  David Atienza,et al.  A real-time compressed sensing-based personal electrocardiogram monitoring system , 2011, 2011 Design, Automation & Test in Europe.

[11]  Naresh R. Shanbhag,et al.  Reliable low-power digital signal processing via reduced precision redundancy , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Babak Falsafi,et al.  Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[13]  Shohaib Aboobacker RAZOR: circuit-level correction of timing errors for low-power operation , 2011 .

[14]  Kaushik Roy,et al.  System level DSP synthesis using voltage overscaling, unequal error protection & adaptive quality tuning , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[15]  G. Burch [Cardiovascular diseases]. , 1956, Revista medica cubana.

[16]  John Sartori,et al.  Designing a processor from the ground up to allow voltage/reliability tradeoffs , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[17]  Swarup Bhunia,et al.  Low-Power Variation-Tolerant Design in Nanometer Silicon , 2011 .

[18]  Arnon D. Cohen,et al.  The weighted diagnostic distortion (WDD) measure for ECG signal compression , 2000, IEEE Transactions on Biomedical Engineering.

[19]  Shekhar Y. Borkar,et al.  Designing reliable systems from unreliable components: the challenges of transistor variability and degradation , 2005, IEEE Micro.

[20]  Jan M. Rabaey,et al.  Low Power Design Essentials , 2009, Series on Integrated Circuits and Systems.

[21]  David Atienza,et al.  TamaRISC-CS: An ultra-low-power application-specific processor for compressed sensing , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[22]  David Atienza,et al.  Development and Evaluation of Multilead Wavelet-Based ECG Delineation Algorithms for Embedded Wireless Sensor Nodes , 2011, IEEE Transactions on Information Technology in Biomedicine.

[23]  C. Enz,et al.  Ultra low-power radio design for wireless sensor networks , 2005, 2005 IEEE International Wkshp on Radio-Frequency Integration Technology: Integrated Circuits for Wideband Comm & Wireless Sensor Networks.